

PUNJAB TECHNICAL UNIVERSITY QUESTION PAPERS

UNIVERSITY QUESTION PAPER, MAY-2019

SECTION - A

Q 1. (a) Multiply 1011.01 with 110.1.

Ans. Refer to Chapter No. 1 Q.No. 76

(b) Discuss the principle of duality.

Ans. Refer to Chapter No. 3 Q.No. 49

(c) Distinguish between combination and sequential logic circuits.

Ans. Refer to Chapter No. 5 Q.No. 15

(d) Define R-2R ladder DAC.

Ans. Refer to Chapter No. 7 Q.No. 26

(e) What is the purpose of state diagram?

Ans. Refer to Chapter No. 5 Q.No. 82

(f) Discuss race around condition in JK flip flop. .

Ans. Refer to Chapter No. 5 Q.No. 55

(g) Draw logic diagram of 3-line to 8-line decoder.

Ans. Refer to Chapter No. 4 Q.No. 53

(h) Explain level triggering.

Ans. Refer to Chapter No. 5 Q.No. 67

(i) What is serial-out shift register?

Ans. Refer to Chapter No. 5 Q.No. 38

(j) Write short note on Programmable Logic Arrays.

Ans. Refer to Chapter No. 6 Q.No. 15

SECTION - B

Q 2. What is the importance, applications and uses of Gray code?

Ans. Refer to Chapter No. 1 Q.No. 61

Q 3. Solve the following Boolean functions by using K-map.

 $F = (W, X, Y, Z) = \sum (0, 1, 4, 5, 6, 8, 9, 10, 12, 13, 14)$

Ans. Refer to Chapter No. 3 Q.No. 57

Q 4. With a neat block diagram explain the function of encoder. Explain parity

Ans. Refer to Chapter No. 4 Q.No. 54

Q 5. Discuss the advantages and disadvantages of TTL Logic Family.

Ans. Out of syllabus

LORDS Digital Electronics

rth complement = $r^n - N$ for $N \neq 0$ = 0 for N = 0

Alternately, it is defined as

rth's complement of a positive number N = its (rth's - 1) complement + 1

Le. (rth's - 1) complement

rth's complement (for positive number 'N')

- rar Numbers without +ve/-ve sign are unsigned numbers.
- sa Numbers represented by sign magnitude are signed numbers.
- BCD represent as 4 -bit binary code; also known as 8421 code.
- EXCess-3 code is obtained by addition of three i.e. (0011)2 to BCD and is self complementary.
- Gray codes are reflected codes in which the successive coded characters differ in only 1
- Alphanumeric codes are represented by letters, symbols and numbers. These are ABCII codes, EBCDIC codes and ICII code.

QUESTION-ANSWERS

Q 1. What is number system? What are its types? Give example for each type of

Ans. Number system: It is a set of rules and symbols, used to represent numbers. The number system can be classified into weighted or positinal and non-weighted or nonpositinal systems. Most of the number systems are of weighted type.

The knowledge of number system is very essential because the design and organisation of a computer is dependent upon the number systems. Few important points related to number

 Base or Radix : It is defined as the number of different symbols used in the number system. The number of values that a character or digit can assume is called the Radix or

2. The largest value of a digit is always less than the Radix or Base: If Radix or Base is represented by 'r' or b', then the largest value of a digit is given by (r-1) or (b-1).

For e.g. The largest digit in decimal number system is (10 - 1) = 9. Where, 10 is the radix of decimal number system.

Types of Number System : Following table shows the various number system with their radix (r) or base (b).

mons the
Radix or Base
2
8
10
16

Num

calle deci

digit

are a

binary

is:

and has

13

So 3, 1 octal nun

largest ve fr.

Chapter


Number Systems

Binary, Octal, Decimal, Hexadecimal. Number base conversions, 1's, 2's complements, signed Binary numbers. Binary Arithmetic, Binary codes: Weighted BCD, Gray code, Excess 3 code, ASCII.

POINTS TO REMEMBER



- There are two input signals : analog signals have infinite number of distinct values and are contious, while digital signals have finite number of distinct values and are discrete
- Fair Types of number systems are : decimal, binary, octal, hexadecimal.
- Codes are representation of digital in specified format which include symbols, alphabets
- There are two logic levels in digital system : high (1) and low (0).
- There are two logic systems : positive and negative.
- Number system is a set of rules and symbols to represent numbers. It can be weighted
- Number of values that a character or digit can assume is called Radix or Base.
- Decimal number system has radix '10'. Leftmost digit is MSD and rightmost digit is LSD.
- Binary number system has radix '2' and two binary digits one '1' and '0'. Its weight is expressed as a power of 2.
- The smallest unit of information is called bit (0 and 1).
- Binary representation of four bits is called a Nibble.
- A byte is a combination of 8-binary bits.
- A word is a combination of 16-binary bits.
- Octal numbers system has radix '8' of the digits are (0 to 7). Its weight is expressed in
- Hexadecimal has radix '16'. The digits are 0 to 9 in continuation with letters A to F. Its weight is expressed in power of 16.
- 1's complement of a binary number is written by simply replacing all 0's by 1 and all 1's by 0.
- 2's complement is one increment of 1's complement.
- rth's complement : For a given positive number 'N' having radix 'r' or base 'r' with 'n' number of digits in integer part and 'm' number of digits in fractional part, the number 'N' for rth's complement in defined as



```
CONVERSION OF DIFFERENT NUMBERS
(I) CONVERSION FROM BINARY TO DECIMAL.
Q 1. Convert the binary number (110)2 to its decimal equivalent.
                                                           1x2 + 1x2 +0x2
Solution. (110)_2 = 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0
                                                              4+2+0
                      = 4 + 2 + 0 = 6
                (110)_2 = (6)_{10}
Q 2. Convert the binary number (1011.01) to its decimal equivalent.
Solution. (1011.01)_2 = 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \times 0 \times 2^{-1} + 1 \times 2^{-2}
                       = 8 + 0 + 2 + 1.0 + 0.25 = 11.25
            (1011.01)_2 = (11.25)_{10}
Q 3. Convert the following :
 Solution. (11011.111)_2 = 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1}
                            +1×2-2+1×2-3
                         = 16 + 8 + 0 + 2 + 1 + 0.5 + 0.25 + 0.125
                         =(27.875)_{10}
          (11011.111)_2 = (27.875)_{10}
```

(II) CONVERSION FROM OCTAL TO DECIMAL.

Q 4. Convert the following:

$$(71)_8 = (?)_{10}$$

Solution. $(71)_8 = 7 \times 8^1 + 1 \times 8^0$
 $= 56 + 1$
 $= 57$
 $(71)_8 = (57)_{10}$

Q 5. Convert the following:

Q 5. Convert the following:

$$(521.63)_8 = (?)_{10}$$

Solution. $(521.63)_8 = 5 \times 8^2 + 2 \times 8^1 + 1 \times 8^0 + 6 \times 8^{-1} + 3 \times 8^{-2}$
 $= 320 + 16 + 1 + 0.75 + 0.0468$
 $= 337.7968$
 $(521.63)_8 = (337.7968)_{10}$

Q 6. Convert the following:

Q 6. Convert the following:


$$(385.24)_8 = (?)_{10}$$

Solution. $(385.24)_8 = 3 \times 8^2 + 8 \times 8^1 + 5 \times 8^0 + 2 \times 8^{-1} + 4 \times 8^{-2}$
 $= 192 + 48 + 5 + 0.25 + 0.0625$
 $= 245.3125$
 $(385.24)_8 = (245.3125)_{10}$

It make use of first eight digits of decimal number system i.e. 0, 1, 2, 3, 4, 5, 6 and 7.

Thus, 8 and 9 digits never come in octal number system,

Octal positions values as a power of 8 are as shown:



e.g.

$$N = (431.32)_8$$
, find its decimal equivalent
= $4 \times 8^2 + 3 \times 8^1 + 1 \times 8^0 + 3 \times 8^{-1} + 2 \times 8^{-2}$

$$= 4 \times 64 + 3 \times 8 + 1 \times 1 + \frac{3}{8} + \frac{2}{64}$$

 $N = (281.40625)_{10}$

N = (431.32)₈ = (281.40625)₁₀

4. Hexadecimal Number System : The number system having radix or base '16' is called as hexadecimal number system. In short these are known as hex system. The number of values assumed by each digit are 0 through 9 and letters A, B, C, D, E and F. Thus the

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F,

Here 'A' represents 10

'B' represents 11

'C' represents 12

'D' represents 13

'E' represents 14

'F' represents 15

The largest value or maximum value for the system is

$$(r-1) = (16-1) = 15$$

N =
$$(3FB)_{16}$$
, find its decimal equivalent
= $3 \times 16^2 + F \times 16^1 + B \times 16^0$
= $3 \times 256 + 15 \times 16 + 11 \times 1$
= $76B + 250 + 11$
= $(1019)_{10}$
N = $(3FB)_{16} = (1019)_{10}$

Number Sys

(1) CC Q 1. Solut

> Q 2. Solut

Q 3. C

(1101 Soluti

(II) CO Q 4. C

 $(71)_8 =$

Solution

Q 5. C

(521.63 Solutio


Q 6. Cc

(385,24

Solutio

1. The Decimal Number System : The number system having radix or base '10' is called as decimal number system. The number which we make use in our life is called the decimal number system.

The decimal system has the base value of 10. So, its maximum or largest value of a digit is (r-1) = 10 - 1 = 9, where r = radix or base. Decimal position values as powers of 10 are as shown:



e.g.

$$N = (786.182)_{10}$$


 $(786.182)_{10} = 7 \times 10^2 + 8 \times 10^1 + 6 \times 10^0 + 1 \times 10^{-1} + 8 \times 10^{-2} + 2 \times 10^{-2}$

2. Binary Number System: The number system having radix or base '2' is called as binary number system.

As the radix or base value of binary number system is '2', so its maximum value of digit is:

$$(r-1)=(2-1)=1$$
, where r is radix or base.

The two binary digits are '1' and '0'. In binary system each binary digit is known as bit and has its own weight or value. Its weight is expressed as a power of 2.



e.g. N = (1100.011)2, find its decimal equivalent.

$$1 \times 2^{3} + 1 \times 2^{2} + 0 \times 2^{1} + 0 \times 2^{0} + 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3}$$

 $N = (12.375)_{10}$

$$N = (1100.011)_2 = (12.375)_{10}$$

3. Octal Number System: The number system which make use of radix '8' is known as octal number system. As the radix or base of octal number system is '8', so its maximum or largest value of a digit is

$$(r-1)=(8-1)=7$$
 where r is radix or base.

is self

only 1

ABCII

/pe of


nbers. r_non-


> sation ımber

mber dix or

dix or - 1). s the

with





and Electronics Number Systems Case I: 1's complement of smaller number is : $(11001)_2 \rightarrow (00110)_2$ 11 Case II: Add 1's complement to larger number: 11101 +00110 100011 around 00100 Final result Q 31. Define 1's and 2's complements. Ans. 1's complement : When the given binary number is inverted once i.e. complemented once than it is known as 1's complement. For example : Let the binary number be (1101)2 so, its 1's complement is : ++++ 0010 Whole of the data is complemented once. 2's complement : When 1 is added to the 1's complement of the binary number then it is known as 2's complement. For example : For the binary number (1101)2. 0 0 1 0 -> 1's complement + 1 → Add 1 0 0 1 1 → 2's complement Q 32. (i) Convert 2222 in Hexadecimal number. (ii) Subtract -27 from 68 using 2's complements. (iii) Divide (101110)₂ by (101)₂. (PTU, May 2008) Ans. (i) (2222)₁₀ = (?)₁₆ 2009) 16 | 2222 16 | 138 14 $(2222)_{10} = (8AE)_{16}$ (: 10 = A and 14 = E in Hexadecimal) 009)

10

(X) CONVERSION FROM HEXADECIMAL TO OCTAL. Q 26. Convert (1AF)16 -> (?)8 Solution.

$$\frac{000}{0} \, \frac{110}{6} \, \frac{101}{5} \, \frac{111}{7} = 657$$

 $(1AF)_{16} = (657)_8$

Q 27. Convert (3CFB.2E)₁₆ = (?)₈ Solution.

3 C F B 2 E (0011 1100 1111 1011 0010 1110),

$$\underbrace{000}_{0}\,\underbrace{011}_{3}\,\underbrace{110}_{6}\,\underbrace{011}_{3}\,\underbrace{111}_{7}\,\underbrace{011}_{3}\,\cdot\,\underbrace{001}_{1}\,\underbrace{011}_{3}\,\underbrace{100}_{4}$$

(3CFB.2E)₁₆ = (36373.134)₈

Q 28. Convert (68.4B)₁₆ = (?)₈ Solution.

0110 1000-0100 1011

$$\underbrace{\frac{001}{1}}_{1} \underbrace{\frac{101}{5}}_{0} \underbrace{\frac{000}{0}}_{0} \cdot \underbrace{\frac{010}{2}}_{2} \underbrace{\frac{010}{6}}_{10}$$

 $(64.4B)_{16} = (150.226)_8$

Q 29. Solve (11001)₂ - (10101)₂.

Ans. 11001 - 10101 00100

(PTU, May 2009)

 $(11001)_2 - (10101)_2 = (00100)_2$

Q 30. Subtract (11001)₂ from (11101)₂ using 1's complement method.

Ans. (11101)2 - (11001)2 using 1's complement method is given by : (PTU, May 2009)

is k

Q 20. Convert $(11010010)_2 \rightarrow (?)_8$ Solution. $11010010 = \underbrace{011}_{3} \underbrace{010}_{2} \underbrace{010}_{2}$

 $(11010010) = (322)_8$

 $(0.1011011)_2 \rightarrow (0.554)_8$

(VIII) CONVERSION FROM BINARY TO HEXADECIMAL.

Q 22. Convert (1010111)₂ → (?)₁₆

Solution. 1010111 = 01010111

 $(1010111)_2 = (57)_{16}$

Q 23. Convert (1010 1111 1011 0010)₂ \rightarrow (?)₁₆ Solution.

(1010 1111 1011 0010)₂ = (AFB2)₁₆

Q 24. Convert $(10110110.101111001)_2 \rightarrow (?)_{16}$ Solution.

 $(10110110.1011111001)_2 = (B6.BC8)_{16}$


(IX) CONVERSION FROM OCTAL TO HEXADECIMAL. Q 25. Convert $(436)_8 \rightarrow (?)_{16}$ Solution.

4 3 6 ↓ ↓ ↓ 100 011 110

 $(436)_8 = (100011110)_2$

000100011110 1 1 D

 $(436)_8 = (11D)_{16}$




13

 $(12.6875)_{10}$ $(X)_{10} = (12.6875)_{10}$

Q 34. Convert the following binary numbers to decimal

(i) 1110101.110 (ii) 1101101.111 Ans. (i) N = 1110101.110

(PTU, Dec. 2013)



4 + 32 + 0 + 8 + 4 + 0 + 0 + 0.5 + 0.25 + 0.125 $N = (108.875)_{10} = (1101101.111)_2$

Q 35. Convert the following binary number in decimal 1110101.

(PTU, May 2007)

Ans. $(1110101)_2 = (?)_{10}$

$$64 + 32 + 16 + 0 + 4 + 0 + 1 \Rightarrow (117)_{10}$$

 $\therefore (1110101)_2 = (117)_{10}.$

Q 36. Convert (10101)₂ to decimal number system. (PTU, May 2018 ; Dec. 2006) Ans. $(10101)_2 = (?)_{10}$

$$1 \times 2^{4} + 0 \times 2^{3} + 1 \times 2^{2} + 0 \times 2^{1} + 2^{0} \times 1 \Rightarrow 16 + 0 + 4 + 0 + 1 = 21$$


$$(10101)_{2} = (21)_{10}$$

Q 37. Convert hexadecimal number F3A7C2 to binary.

(PTU, Dec. 2006)

Ans. $(F3A7C2)_{16} = (?)_2$

2007)



Andrewander

Q 46. What is a BCD code? What are its advantages and disadvantages? (PTU, Dec. 2009; May 2015, 2009)

Ans. BCD Code: BCD is the binary coded decimal code for the representation of

digital data. It is a 4-bit binary number for each decimal digit. For example : If 72 is the decimal number then its BCD code is given as :

Advantages of BCD code :

- 1. It make use of only 0 to 9 decimal number, thus the binary equivalent of 0 to 9 is
 - 2. It is similar to the decimal number system but has 4-bit binary equivalent.
- Disadvantages of BCD code : 1. BCD code needs more number of binary bits then simple binary number for representation in decimal.

For example : $(2)_{10} = (10)_2 = (0010)_{BCD}$.

2. Addition and subtraction of BCD make use of different rules.

Q 47. Convert decimal 177.25 to octal number.

(PTU, May 2017; Dec. 2008)

Ans. (a) (177.25)₁₀ = (?)₈ Integer Part

Fractional Part

$$0.25 \times 8 = 2.00$$

 $(0.25)_{10} = (0.2)_{8}$

Q 48. Perform following subtraction (i) 11001 - 10110 using 1's complement.

(ii) 11011 - 11001 using 2's complement. Ans. (i) 11001 - 10110


Using t's complement, the steps are :

1. Calculate the 1's complement of smaller number

01001 ← 1's complement

(PTU, Dec. 2008)

```
tronics
                   Number Systems
                        Q 41. Write the first four decimal digits in base 4.
                        Ans. The first four decimal digits in base 4 are :
                                                                                       (PTU, Dec. 2005)
                        0, 1, 2 and 3.
cimañ:
                        Q 42. Perform the subtraction with the following unsigned binary number by
                  taking the 2's complement of the subtrahend. 1101 - 1000.
2006)
                                                                                        (PTU, May 2005)
                        Ans. (11010)<sub>2</sub> - (1000)<sub>2</sub>
                        Smaller number is (01000)<sub>2</sub>
                       its 1's complement is (10100)2
                       and 2's complement is (10101)2
 = 8)
                       Add 2's complement of smaller number in larger number, we get :
                                11010
                              +10101
(9005)
                              101111
                       Discard Carry
                       Thus, (01111)2 is the final result.
                      Q 43. Write the first four decimal digits is base 6.
                                                                                          (PTU, May 2005)
                      Ans. 0, 1, 2, 3 are the first four decimal digital in base 6.
                      Q 44. Solve (10101)2 - (10011)2.
                                                                                         (PTU, Dec. 2009)
                      Ans. (10101)<sub>2</sub> - (10011)<sub>2</sub>
                                (10101)<sub>2</sub> = (21)<sub>10</sub> ← Larger number
                                (10011)<sub>2</sub> = (19)<sub>10</sub> ← Smaller number
                      1. Calculate 2's complement of smaller number, we have
                                   10011 ← Smaller number
by
                                   01100 ← 1's complement
05)
                                      +1
                                  01101 ← 2's complement
                     2. Add the 2's complement to larger number, we have
                                 10101 ← larger number
                               +01101
                     Carry ← 100010
                     3. If carry comes discard the carry, we get
                               (00010)2 which is the final result.
                     Q 45. Write the first four decimal digits in base 7.
                                                                                            (PTU, Dec. 2004)
                    Ans. The first four decimal digits in base 7 are :
                    0, 1, 2, 3.
```




	K & W	200		
Num	ber	Sy	ste	ms
-	_		200	77.79


Gray Code: Gray code is mainly used in shaft position encoders. A shaft position encoder basically produces a code word which represents the angular position of the shaft. Excess-3 code: It is non-weighted code. It is derived from 8421 BCD code. It is a sequential and self complimenting code.

Q 51. Show that the contents of an 8 bit register that stores the number +33 in sign 1's complements and sign 2's complement form. Ans. Number N = +33 (PTU, Dec. 2005)


Its signed magnitude form is:



Its signed 1's complement is :




Its signed 2's complement is :




Similarly, when N = -33


Its signed magnitude form is:



Its signed 1's complement is :



Its signed 2's complement is:



Dec. 2017) e. In binary only these Numbers (d) $(12.354)_{10} = (x)_2$

2	12	1	-10
2	6	0	- LS
2	3	0	
7	1	1	Ť
M	ISB	-	_

$$\therefore (12)_{10} = (1100)_2$$

Similarly
$$0.354 \times 2 = 0.708$$
 0 $0.708 \times 2 = 1.416$ 1 $0.416 \times 2 = 0.832$ 0 $0.832 \times 2 = 1.664$ 1 $0.664 \times 2 = 1.328$ 1 $0.328 \times 2 = 0.656$ 0 $0.656 \times 2 = 0.312$ 0

(e)
$$(BEE)_x = (2699)_{10}$$

$$11 \times x^2 + 14 \times x + 14 = 2699$$

$$11x^2 + 14x = 2685 \Rightarrow 11x^2 + 14x - 2685 = 0$$

$$x = \frac{-14 \pm \sqrt{(14)^2 - 4 \times 11 \times (-2685)}}{2 \times 11}$$

$$=\frac{-14\pm\sqrt{196+118140}}{22}$$

$$x = \frac{-14 \pm \sqrt{118336}}{22}$$


$$x = \frac{-14 \pm 344}{22}$$

either,
$$x = \frac{330}{22}$$
 or $x = \frac{-358}{22}$

$$x = 15$$
 or $x = -ve$ value and is not possible $x = 15$.

Q 50. What are ASCII codes ? What are their applications ? Ans. ASCII: American standard code for Information interchange is a 7 bit code. In binary ans. ASUL: American standard code for information intertriaingle is a 7 bit code in original signals, only two symbols 0 and 1 are used. It is not enough to communicate using only these two symbols between two computers. Users require 26 alphabets capital and small. Numbers 9, punctuation marks and many other symbols. This all is available in ASCII code.

Digital Electronics Number Systems PTU, Dec. 2011) Now take 2's complement of binary data, we have 1000011011 ← Given binary data 0111100100 + 1's complement s complement 0111100101 - 2's complement Thus, $(0111100101)_2 = (-539)_{10}$ its hexadecimal is given by Extra zero bits are added to 000111100101 complete 4-bit group $[\because (E)_{16} = (1110)_2 = (14)_{10}]$.: 2's complement representation of (-539)₁₀ in hexadecimal is given by J. May 2019) one bit will 63. Explain binary to gray conversion. reason it is Ans. Binary to Gray conversion is done by using following steps. (PTU, Dec. 2017) (i) Select most significant bit (MSB) and place it as it is on most significant position. (ii) Add MSB to next bit and discard carry and place it next to MSB. (iii) Add 2nd bit to 3nd bit and discard carry and write the result for other bits. de. Example : (1001)₂ = (?)_{Gray code} on encoder 1001 shaft. 1111 ecimal? (1101) Gray Code)ec. 2011) : Gray code of binary (1001)2 is (1101)Gray code. umber and Q 64. What are the ways in which a negative number may be represented in the memory of a computer. (PTU, Dec. 2013) Ans. Negative number are stored as 2's complement in memory: This is the only way by which we can store -ve numbers But how does the CPU know if its -ve or +ve? Let -1 can be represented in 4 bit binary as (2's comp) 1111. 15 is also represented as 1111. So how CPU difference -1 and 15, the way to difference -1 and 15 is only the opcode which are used to do operations. Q 65. Given that $(79)_{10} = (142)_b$ determine the value of b. (PTU, Dec. 2012) Ans. $(79)_{10} = (142)_b$ $(142)_b = (b^2 \times 1 + b^1 \times 4 + b^0 \times 2)_{10} = (79)_{10}$ Thus, $b^2 + 4b + 2 = 79$ $b^2 + 4b - 77 = 0$



```
Digital Electronics
umber + 33 and -33
                              Number Systems
   (PTU, May 2005)
                                   Q 57. Divide (10101011)<sub>2</sub> by (101)<sub>2</sub>.
33
                                                                                               (PTU, May 2011)
                                   Ane. 101)10101011(10001.00101

101

0000101

101
                                                     1000
nethod.
                                                       110
 (PTU, Dec. 2009)
                                                       101
                                   Q 58. If A = 1010 and B = 1001, find A - B using 2's complement method.
                                                                                                  (PTU, May 2011)
                                   Ans. A = 1010, B = 1001
                                   A-B using 2's complement subtraction is given by steps as follows:
                                   (i) Calculate 2's complement of smaller number. The 2's complement of B is given by
                                               0110
                                                   +1
                                               0111
                                   (ii) 2's complement is added to larger number
                                               0111
                                               1010 larger number
                                            1 0001
                                   Discard carry
                                  (iii) Carry comes discard it, we get
(PTU, May 2010)
                                              (0001)2 as a final result.
                                  Q 59. Prove that if A + B = A + C and A' + B = A' + C, then B = C. (PTU, Dec. 2009)
                                               A+B=A+C
                                                                                                               ....(1)
                                               A' + B = A' + C
                                                                                                               ...(2)
                                  Multiply (1) and (2), we get
                                      (A + B) (A' + B) = (A + C) (A' + C)
PTU, Dec. 2010)
                                  AA' + AB + BA' + BB = AA' + AC + CA' + CC
                                                                                                  (: BB = B & CC = C)
                                   0 + AB + BCA' + B = 0 + AC + CA' + C
                                      AB + B(A' + 1) = AC + C(A' + 1)
                                                                                                         ( : A' + 1 = 1)
                                              AB + B = AC + C
                                            B(A + 1) = C(A + 1)
                                                                                                          (\cdot : A + A = 1)
                                                    B = C
ec. 2014, 2010)
                                 Hence proved.
It is used in the
```

Number which o

has a s

```
(111111000)_2 + (00010010)_2 = (00001010)_2
       (-8)_{10} + (18)_{10} = (10)_{10}
   (v) 12 - (-19)
    (12)_{10} = (00001100)_2
     (+19)<sub>10</sub> = (00010011)<sub>2</sub>
              11101100 ← 1's complement
                        +1
    (-19)<sub>10</sub> = 11101101 ← 2's complement
                     00001100
 + (2's complement of 1 1 1 0 1 1 0 1 ) ← (-19)<sub>10</sub>
                     0 0 0 1 0 0 1 0 ← 1's complement of (-19)<sub>10</sub>
                               +1
                     0 0 0 1 0 0 1 1 ← 2's complement of (-19)10
Thus, we have
                    00001100
                   +00010011
                    00011111 + (+31)10
     12 - (-19) = (+31)10-
```

Q 67. What is the difference between 1's and 2's complement? Which is better of the two for the representation of the negative numbers and why? (PTU, Dec. 2012) Ans. 1's complement of a binary number is simply replacing all 0's by 1's and all 1's by 0's

For example: 1's complement of (10110)2 is

1 0 1 1 0 1 1 1 1 1

AND MANAGEMENT OF THE PARTY OF

0 1 0 0 1 ← 1's complement

2's complement of a binary number is one increment of 1's complement. For example : 2's complement of (10110)2 is

1 0 1 1 0 + + + 1 1 0 1 0 0 1 ← 1's complement + 1 0 1 0 1 0 ← 2's complement

2's complement is better for the representation of negative numbers because it allows so to perform the operation of subtraction by actually performing addition. It means that same circuit in a digital computer can be used for both addition and subtraction, thus it saves

A se. What do you mean by weighted code? Give example. (PTU, May 2018, 2013) Ans. Weighted codes are those codes which make use of weighted sum method i.e.

(iv) -8 + (18)

Discard carry

```
-4±18
2
```

erations

, 2012)

```
Add the larger number to it, we have
            00010001
Discard carry + 1 1 1 1 1 0 1 0
         100001011
        (00010001)_2 = (00000110)_2 = (00001011)_2
  (17)_{10} - (6)_{10} = (11)_{10}
  (iii) -18 - 16
    (+18)_{10} = (00010010)_2
               1 1 1 0 1 1 0 1 ← 1's complement
    (-18)<sub>10</sub> = 1 1 1 0 1 1 1 0 ← 2's complement
    (+16)_{10} = (00010000)_2
               1 1 1 0 1 1 1 1 1 ← 1's complement
   (-16)<sub>10</sub> = 1 1 1 1 0 0 0 0 ← 2's complement
 Thus, -18 - 16 is given by :
              11101110
Discard carry + 1 1 1 1 0 0 0 0
            11011110
For true value calculate 2's complement of (11011110)2
 (11011110)2
               0 0 1 0 0 0 0 1 ← 1's complement
                         +1
               0 0 1 0 0 0 1 0 ← 2's complement
Thus, true value is (-00100010)2
(-18 - 16)_{10} = (-34)_{10}
```

 $(+8)_{10} = (00001000)_2$

(-8)₁₀ = 1 1 1 1 1 0 0 0 ← 2's complement

11111000

1 00001010

 $(+18)_{10} = (00010010)_2$

1 1 1 1 0 1 1 1 ← 1's complement

$$b = \frac{-4 \pm \sqrt{16 - 4.1 (-77)}}{2} = \frac{-4 \pm \sqrt{16 + 308}}{2} = \frac{-4 \pm \sqrt{324}}{2} = \frac{-4 \pm 18}{2}$$

$$b = \frac{-4 + 18}{2} \text{ or } b = \frac{-4 - 18}{2}$$

$$= \frac{14}{2} = 7 \text{ or } b = \frac{-22}{2} = -11 \text{ (Not possible)}$$

Q 66. Using 2's complement notation perform the following arithmetic operations

(i) 25 + (-12) (ii) 17 - 6 (iii) -18 - 16 (iv) -8 + (18) (v) 12 - (-19) (PTU, Dec. 2013, 2012)

Ans. (i) 25 + (-12) $(25)_{10} = (11001)_2 = (00011001)_2 \leftarrow \text{Larger number}$ $(12)_{10} = (1100)_2 = (00001100)_2 \leftarrow \text{Smaller number}$ 25 + (-12) => 25 - 12 00011001 ← Larger number -00001100 ← Smaller number

2's complement of smaller number (00001100)2 is given by 11110011 ← 1's complement + 1

Add the larger number to it, we have

00011001 ← larger number Discard carry + 1 1 1 1 0 1 0 0 ← 2's complement of smaller number 1000001101

 $(00011001)_2 - (00001100)_2 = (00001101)_2$ 25 + (-12) = 13. (ii) 17 - 6

$$(17)_{10} = (10001)_2 = (00010001)_2$$

 $(6)_{10} = (110)_2 = (00000110)_2$

2's complement of smaller number (00000110)₂ is given by 11111001 ← 1's complement

Q 77. What is the difference between digital and binary ? Ans. Digital is discrete data where as binary means two bits '0' and '1'. Digital signals make use of binary information or data or bits. Digital signal is represented by using binary

Q 78. Convert the following numbers :

(a)
$$(12.25)_{10} = (?)_2$$

(b)
$$(10101.1101)_2 = (?)_8$$

(e) $(67.2)_8 = (?)_2$

(c)
$$(125)_8 = (?)_{10}$$

(d) $(34)_{16} = (?)_2$ Ans. (a) $(12.25)_{10} = (?)_2$

(b) $(10101.1101)_2 = (?)_8$

(PTU, Dec. 2016)

 $(12)_{10} = (1100)_2$ $(0.25)_{10} = (.01)_2$

010101.110100

 $(12.25)_{10} = (1100.01)_2$

 $(125)_8 = (?)_{10}$ (c) $1 \times 8^2 + 2 \times 8^1 + 5 \times 8^0 = 64 + 16 + 5 = (85)_{10}$

(d) $(34)_{16} = (?)_2$ $(0011\ 0100)_2 = (110100)_2$

 $(67.2)_8 = (?)_2$

Q 79. Evaluate Following:

(a) Multiply 2A816 by B616

(b) Subtract '14 from 46 using 8 bit 2's complement arithmetic. (PTU, May 2018)

Ans. (a)

 $8 \times 6 = (48)_{10} = (30)_{16}$ $(10 \times 6) + 3 = (63)_{10} = (3F)_{16}$ $(11 \times 8) = (88)_{10} = (58)_{16}$ $(11 \times 10) + 5 = (115)_{10} = (75)_{16}$ $(11 \times 12) + 7 = (29)_{10} = (1D)_{16}$: (2A8)₁₆ × (B6)₁₆ = (1E570)₁₆

I (b) Subtract 14 from 46:

 $(46)_{10} = (1110)_2 = (00011110)_2$ for 8-bit data $(14)_{10} = (1110)_2 = (00001110)_2$ for 8 bit data.

Calculate 2's complement of smallest number, we get

00001110 1 1 1 0 0 0 0 1 ← 1's complement + 1


11100010 ← 2's complement

Add above in largest number, we get

11100010 00101110 (1)00010000

Discard/

 $(00010000)_2 = (32)_{10}$



which obey the principle of positional weight. In weighted codes each position of the number

- Weighted codes are :
- 1. Binary codes
- 2. BCD codes. For example : 8421, 2421, 4221, 5311, 7421, 8421 etc.
- Q 69. Convert the following decimal numbers to binary

Ans.

(PTU, Dec. 2013)

(i) 104

2	104		
2	52	0	LSE
2	26	0	1
2	13	0	
2	6	1	
2	3	0	
2	1	1	

$$\therefore$$
 (104)₁₀ = (1101000)₂

(ii) 1998

7 1

- Q 70. Subtract the following binary numbers using 2's compliment
- (i) 11010-1101 (ii) 10010-10011 Ans.

(PTU, Dec. 2013)

(i) 11010-1101

minuend = 11010

Subtrahend = 1101 2's compliment of subtrahend, 1101 is

0010 +1 0011

Now add minuend, 11010 to 0011

11010 0011 11101

Hence Final result = (11101)₂

(ii) 10010-10011

minuend = 10010 Subtrahnend = 10011

2's compliment of subtrahnend 10011 is

01100 4 +1 01101

Now add minuend, 10010 to 01101

10010 01101 11111

Hence Final result = (1111)2

Q 71. What is meant by positive and negative logic?

(PTU, Dec. 2013)

Ans. Positive Logic: As two voltage level represent the two binary digits '1' and '0'. If

hat es


WS

ter of

2012)

y 0's.

13)




Q 2. Realize OR gate using NAND gates only.

Ans. OR gate using NAND gates only;


(PTU, May 2007)

$$Y = \overline{A.B} = \overline{A} + \overline{B} = A + B$$



Q 3. Implement half subtractor using NAND gates.
Ans. Half subtractor using NAND gates :

(PTU, May 2010)




Q 4. Realize AND, OR, X-OR, X-NOR gates with the help of only NAND gates.
(PTU, Dec. 2010)

Ans. (i) AND gate using NAND Only:

$$A \longrightarrow A \longrightarrow AB = AB$$

(ii) OR gate using NAND only:



(iii) XOR gate using NAND only:

$$A = \overline{A}B + A\overline{B}$$

ates

Logic

DR.

ts and

ersa.

from

07)

Chapter

Andre Andrew

Logic Gates

Contents

AND, OR, NOT, NAND, NOR, Exclusive-OR and Exclusive-NOR. Implementations of Logic Functions using gates, NAND-NOR implementations.

POINTS TO REMEMBER



- Logical gates most commonly used are AND, OR, NOT, NAND, NOR, XOR, XNOR.
- NAND and NOR are universal gates.
- Output of AND gate is low even if one input is low (Y = A.B) where A and B are inputs and Y is the output.
- Ear Output of OR gate is high if any one input is high (Y = A + B).
- In NOT gate, when a high is applied as input, a low appears at output and vice versa.
- NAND gate has output high when any one of its input is low.
- The output of NOR gate is high when any input is low.
- Output of XOR gate is high if one and only one input is high.
- The output of XNOR gate is high when all inputs are high.
- NAND and NOR can be used to realize any gate.
- Propagation delay is the average transition delay time for a pulse to propagate from

QUESTION-ANSWERS

Q 1. Realize AND gate using NOR gates only.

(PTU, May 2015; Dec. 2016, 2007)

$$A - D - \overline{A}$$

$$\overline{A} + \overline{B} = \overline{A}.\overline{B} = A.B$$

Bechanics dissign or Unife Gates. at guines. Q 17. Exclusive NOR versus Exclusive OR Ans. Exclusive NOR (PTU, May 2018) Exclusive OR (f) Symbol: (i) Symbol: A (I) Y=AOB= AB+AB (6) Y = A0B = AB+AB (III) AOB = AGB BOA = BOA (W) Q 18. Number of Gate inputs required for expression ABC+ABCD+EF+AD. Ams. ABC+ABCD+EF+AD (PTU, May 2018) = ABC+EF+AD(BC+1) 2013) - ABC+EF+AD Fine logic gates are required and six inputs are required. on with of their 000 sed to use of 2014) 2015) 图 地 nting 017) 17)

can implement any other gate. Thus, by using NAND and NOR gates one can design or implement other gates like AND, OR, XOR, XNOR, NOT or any combination of basic gates.

(i) Implementation of AND gate using NAND gates only is as shown:

(ii) Implementation of OR gate using NOR gates only in as shown

$$A \longrightarrow A + B$$

$$B \longrightarrow A + B = A + B$$

Q 12. What is a truth table? How is it represented? What are its uses?

(PTU, Dec. 2013)

Ans. Truth table is a mathematical table used in logic, specifically in connection with Boolean Algebra to compute the functional value of logical expressions on each of their functional arguments.

Truth-table is represented in a tabular (table) form.

Uses : In digital electronics and computer science engg., truth tables can be used to reduce basic boolean operations to simple correlation of input to outputs without the use of logic gates or code.

Q 13. How many AND gates are required to realize Y = ACD + EF + GH.

Ans. Three AND gate are required.

(PTU, May 2014)

Q 14. Which Gate is a single input gate and why?

Ans. NOT gate is a single input gate. It has to complement the given input. Thus, if '1' is provided at the input '0' will be produced at output and vice-versa. It is used for complementing

Q 15. Explain the NOR Gate. Specify its symbol.

(PTU, May 2017)

Ans. NOR gate is the combination of OR and NOT gates. Its symbol is



Also, $Y = \overline{A} + \overline{B}$


Q 16. Write the applications of EX-OR gate. Ans. Applications of XOR gate

1. Arithmetic operations 2. Parity checker

3 Binary of gray code conversion

4. Gray to binary code conversion 6. Digital comparator

(PTU, May 2017)



2. Three Variable K-map : $2^n = M'$ formula is used i.e. $2^3 = 8$. It means a '3' variable K-map consists of '8' squares as shown:

N	BC BC	BC	BC	BÖ		AB	00	01	11	10
		1	1	ĀBĒ		0	000	001	011	010
A	ABC	AEC	ABC	ABĒ	OR	1	100	101	111	110
- 33			-							

K-Map for 3-variables

. Decimal Number		Varial B		Minterms Designation	Minterm	Maxterms Designation	Maxterm
0	0	0	0	ĀBC	Mo	A+B+C	Mo
1	0	0	1	ĀBC	M ₁	A+B+C	M ₁
2	0	1	0	ĀBĒ	M ₂	A+B+C	M ₂
3	0	1	1	ĀBC	M ₃	$A + \overline{B} + \overline{C}$	M ₃
4	1	0	0	ABC	M ₄	A+B+C	M ₄
5	1	0	1	ABC	M ₅	A+B+C	Ms
6	0	1	1	ABC	M ₆	A+B+C	Me
7	1	1	1	ABC	M ₇	$\overline{A} + \overline{B} + \overline{C}$	M ₇

Truth Table for 3-variable K-map

3. Four Variable K-map

Formula used is $2^n = M$

Where, n = number of variables, M = Number of squares

n = 4

 $2^4 = 16$

So, '4' variable K-map consists of '16' squares.

AB	CD CD	ČD	CD	CD
ĀB	ĀBCD	ĀBĒD	ĀBCD	ĀBCŌ
ĀB	ĀBĒŌ	ĀBĒD	ĀBCD	ĀBCĪ
AB	ABCD	ABCD	ABCD	АВСБ
AB	ABCD	ABCD	ABCD	ABCD

ABCI	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

4-Variable K-map

ninterms (m). s (M). unction. It is able. -map. Here.

rwise. e formed in

tion. When

er Boolean

13, 2009)

(ii) $\overline{A.B} = \overline{A} + \overline{B}$

It states that $\overline{A} + \overline{B}$ is the complement of A . B.

Q 2. What is K-map? Why we need K-maps? Give the various types of K-map.

Ans. K-map i.e. Karnaugh map is simply a graphical method for representing a Boolean function. The Karnaugh map is a systematic method for simplify and manipulating Boolean expression. It is used to simplify a logic expression or to convert a truth table to its corresponding logic circuit. It is used for the minimization of switching functions but upto 'six' variables. For more than 'six' vairable it becomes complex or cubersome.

The K-map for n-Boolean variable switching function consists of '2n' squares. Here each square represents the normal or standard term i.e. one minterm or maxterm.

Need of K-maps: We need K-map for representing Boolean function through graphical method. Because K-map simplify and manipulates a Boolean expression. So to solve or simplify a Boolean expression, we use K-map. K-map can be used for problems involving any number of input variables (upto six variables) which is not easily solve by Boolean Algebra.

Types of K-map: Types of K-maps commonly used are

- 1. Two variable K-map
- 2. Three variable K-map
- 3. Four variable K-map
- 4. Five variable K-map
- 5. Six variable K-map
- 1. Two variable K-map:

2n = M formula is used where, n = Number of variables and M = Number of squares. Thus, $2^2 = 4$

: '2' variable K-map consists of '4' squares. It is shown in figure.

A	B .	В	AB	B	В
Ā	ĀB₀₀	ĀB ₀₁	Ā	Mo	M ₁
A	AB ₁₀	AB ₁₁	A	M ₂	M ₃

В		
M ₁	1	
Мз	1	
	-	



37

K-map for Minterms

K-map for Maxterms

Truth Table for Maxterms and Minterms

Decimal	Variables		Minterm	Minterm	Maxterms	Maxterm	
Number	A B		Designation		Designation		
0	0	0	ĀB	Mo	A+B	Mo	
1	0.	-1	ĀB	M ₁	A+B	M ₁	
2	1	0	AB	M ₂	Ā+B	M ₂	
3	1	1	AB	МЗ	A+B	M ₃	

Chapter

Boolean Algebra

ex

CO

va

ea

m sir

Contents

Boolean postulates and laws - De-Morgan's Theorem, Principle of Duality, Boolean expression - Boolean function, Minimization of Boolean expressions - Sum of Products (SOP), Product of Sums (POS), Minterm, Maxterm, Canonical forms, Conversion between canonical forms, Karnaughanap Minimization, Don't care conditions, Quine-McCluskey method.

POINTS TO REMEMBER



- SOP involves sum of given product terms and these terms are known as minterms (m).
- POS involves product of given sum terms of these are known as maxterms (M).
- A karnaugh map is simply a graphical method for representing a boolean function. It is used to simplify a logic equation on to convert a truth table to its logic circuit.
- Types of K-map are 2 variable, 3 variable, 4 variable, 5 variable and 6 variable.
- Ear 2n = M formula is used for the calculation of total number of squares in a K-map. Here, n=number of variables and M = number of squares.
- For representing SOP form for K map; enter 1 for each minterm and 0 otherwise.
- To minimize the boolean expression using K-map, pair, Quad and octet are formed in increasing priority.
- Duality
- G-M method in the Quine-McCluskey method or tabular method for minimization. When variables are more than six then K-map is cumber same.
- Duality Theorem : According to Duality theorem, from one Boolean relation ofher Boolean
 - (a) Changing each OR sign to an AND sign,
 - (b) Changing each AND sign to an OR sign,
 - (c) Complementing any '0' or '1' present in the expression.


QUESTION-ANSWERS

Q 1. State De-Morgans theorem. Ans. De-Morgan's Theorem are :

(PTU, May 2016, 2013, 2009)

(1) $\overline{A+B} = \overline{A} \cdot \overline{B}$

It states that \overline{A} , \overline{B} is the complement of A+B.



$$\because (\overline{A} + A = 1)$$

Boolean Algebra

Using boolean, $Y = \overline{A}BC + \overline{A}B\overline{C}$

$$Y = \overline{A}B.1 = \overline{A}B$$

·· (C+C=1)

.. Minimized output of K-map is $Y = \overline{A}$. B (ii) F (A, B, C) = Σm (1, 3, 5, 7)

Y=C


Using boolean, $Y = \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}C + ABC$

$$= \overline{A}C(\overline{B}+B)+AC(\overline{B}+B)$$

 $(: \overline{B} + B = 1)$

$$Y = \overline{A}C + AC = C(\overline{A} + A) = C$$

: Minimized output of K-map is Y = C (iii) F (A, B, C) = Σ m (0, 4, 1, 3, 6)



 $Y = \overline{A}C + \overline{B}\overline{C} + AB\overline{C}$

Using boolean, $Y = \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}BC + \overline{A}BC$

$$= \left(\overline{A} + A\right) \overline{B} \overline{C} + \left(\overline{B} + B\right) \overline{A} C + A B \overline{C}$$

=
$$\overline{BC}.1+\overline{AC}.1+\overline{ABC}$$

$$Y = \overline{B}\overline{C} + \overline{A}C + AB\overline{C}$$

So minimized value of K-map is $Y = \overline{AC} + \overline{BC} + AB\overline{C}$

 $(\overline{A} + A = 1)$

Using boolean, $Y = \overline{A}B + AB$

= B. 1 = B Y = B, is the simplified expression.

(ii) $F(A, B) = \Sigma m(0, 2)$

 $Y = \overline{B}$

Using boolean, $Y = \overline{A}\overline{B} + A\overline{B}$

$$=\overline{B}\left(\overline{A}+A\right)$$

 $\therefore Y = \overline{B}$ (iii) $F(A, B) = \Sigma m (1, 2)$

12 P	0	8
Ā	0 0	1,
A	1 2	0

$$Y = \overline{A}B + AB$$

It is the simplified expression.

Grouping of 3 variable K-map.

Q 4. Solve following using K-map and boolean algebra : (i) F (A, B, C) = Σm (2, 3)

(1)
$$F(A, B, C) = \Sigma m (2, 3)$$

(ii)
$$F(A, B, C) = \Sigma m (2, 3)$$


(iii) $F(A, B, C) = \Sigma m (1, 3, 5, 7)$

(ii)
$$F(A, B, C) = \Sigma m (1, 3, 5, 7)$$

(iii) $F(A, B, C) = \Sigma m (0, 4, 1, 3, 6)$
Solution. (i) $F(A, B, C) = \Sigma m (2, 3)$

AB	C BC	ВC	BC	⊼a
Ā	0 0	0 ,	1	
A	0 4	0 5	0 7	0 8

Y = AB



Grouping of 2 variable K-map.

Q 3. Solve following using K-map and boolean algebra :

27

25

- (i) $F(A, B) = \Sigma m(1, 3)$
- (ii) $F(A, B) = \Sigma m(0, 2)$
- (iii) $F(A, B) = \Sigma m(1, 2)$

Solution. (i) $F(A, B) = \Sigma m(1, 3)$



Y=B

(PTU, Dec. 2006)

Q 8. Implement the function F (x, y, z) = Σ (0, 6) with NOR gates.


Ans.
$$F(x, y, z) = \Sigma \pi (0, 6)$$

N.	yz	yz	yz	yz
X	1 0	0,	0 3	0 2
x	0 4	0 8	0 7	1 6

$$F(x, y, z) = (x + y + z) (\overline{x} + \overline{y} + z)$$

By using NOR gates we have to use demorgan law :

$$\stackrel{=}{F}(x, y, z) = \overline{(x+y+z)(\overline{x}+\overline{y}+z)}$$
$$= \overline{(x+y+z)(\overline{x}+\overline{y}+z)}$$



Q 9. What is don't care condition?

(PTU, Dec. 2015; May 2006)

Ans. Don't Care Condition: Don't care conditions are used in K-maps. There may be cases in which the output for certain input combinations has no effect on overall output. Such conditions are known as don't care conditions. In don't care terms, output can be considered as 0' or '1' and it is designated by 'd' or 'φ' or 'X'. For K-map simplification 'X' can be taken as "O' or '1' so that it gives the minimized output expression.

Q 10. Convert the following logic function in a product of max terms. F (A, B, C) = (A' + B) (B' + C).(PTU, Dec. 2005)

As,
$$A + BC = (A + B) (A + C)$$

$$(A' + B + CC')(B' + C + AA')$$
 can be written as

$$F(A, B, C) = (A' + B + C) (A' + B' + C') (B' + C + A) (B' + C + A')$$

tronics

:

Boolean Algebra

(iii) F (A, B, C, D) = Σ m (0, 1, 4, 5, 3, 2, 11, 10) Solution.

AB	do c	ČD	CD	CDI
ĀB	1 0	1).	1	1
ĀB	1	1)5	0	0
AB	0 12	0 13	0 15	0.4
AB	0 8	0 9	1 ,	1)
				10

 $Y = \overline{AC} + \overline{BC}$

Using boolean, $Y = \overline{AC} + \overline{ABC} + \overline{ABC}$

$$= \overline{AC} + (\overline{A} + A) \overline{BC}$$
$$= \overline{AC} + \overline{BC} \cdot 1$$

$$Y = \overline{AC} + \overline{BC}$$

Q 6. Using boolean algebraic theorems, prove that

$$A + \overline{A}B + A\overline{B} = A + B$$

(PTU, Dec. 2007)

Ans.

$$A + \overline{A}B + A\overline{B}$$

= $A + B + A\overline{B}$ ($\therefore A + A\overline{B} = A + B$)

$$= B + A (1 + \overline{B})$$

$$= B + A \cdot 1 \Rightarrow A + B$$

 $(\cdot \cdot 1 + \overline{B} = 1)$

L.H.S = R.H.S hence, proved.

Q 7. Define De-Morgan's theorem.

(PTU, Dec. 2012, 2009; May 2007)

Ans. De Morgans Theorem :

Theorem 1. It states that NAND gate can be replaced by bubbled OR gate.

i.e.
$$\overline{A.B.C} = \overline{A} + \overline{B} + \overline{C} + \dots$$

$$\frac{A}{B} \longrightarrow_{\overline{Y} = \overline{A} \overline{B}} \Rightarrow \longrightarrow_{\overline{Y} = \overline{A} + \overline{B}} \Rightarrow \frac{A}{B} \longrightarrow_{\overline{Y} = \overline{A} + \overline{B}}$$

Theorem 2. It states that NOR gate can be replaced by bubbled AND gate.

i.e.
$$\overline{A+B+C}+.....=\overline{A}.\overline{B}.\overline{C}...$$

Boole

Grouping of 4 variable K-map. Q 5. Solve the following using K-map and verify by using boolean algebra : (i) F (A, B, C, D) = Σ m (3, 4, 5, 7, 9, 13, 14, 15) Solution.

10	D ZĐ	ĒD	CD	CĎ
AB	0	0,	1 3	0 2
ĀB	1	1	1,	0 6
AB	0 12	17,3	1,5	1)4
AB	0 8	19	0 11	0 10

 $Y = \overline{A}CD + \overline{A}B\overline{C} + A\overline{C}D + ABC$

Using boolean,

$$Y = \overline{A}\overline{B}CD + \overline{A}\overline{B}CD + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D$$

$$= \overline{A}CD(\overline{B} + B) + \overline{A}B\overline{C}(\overline{D} + D) + A\overline{C}D(B + \overline{B}) + ABC(D + \overline{D})$$

$$Y = \overline{A}CD + \overline{A}B\overline{C} + A\overline{C}D + ABC$$

(ii) F (A, B, C, D) = Σm (0, 1, 2, 3, 6, 8, 9, 10, 11, 12, 13) Solution.

AB	DICD	ĈD	CD	CDI
ĀB	1	1	1	1
ĀB	0 4	0 5	0 7	1 6
AB	1 12	1 13	0	0
AB	1	1 9	1 11	1 10

 $Y = \overline{B} + A\overline{C} + \overline{A}C\overline{D}$

Using boolean,
$$Y = \overline{A}\overline{B} + A\overline{B} + \overline{A}C\overline{D} + AB\overline{C}$$

$$= \overline{B}(\overline{A} + A) + \overline{A}C\overline{D} + AB\overline{C}$$

$$Y = \overline{B} + \overline{A}C\overline{D} + AB\overline{C}$$

$$= \overline{B} + A\overline{C} + \overline{A}C\overline{D}$$

 $(\overline{B} + AB\overline{C} = \overline{B} + A\overline{C})$

09) 1) B)

```
LORDS Digital Electronics
```

```
(PTU, May 2009)
    Q 14. Prove that if A + B = A + C and AB = AC then B = C.
                                                             (: B.1 = B and 1 + A = 1)
                                                                            (: B.B = B)
                 B = B (1 + A)
    Ans.
                     = B + BA = B.B + BA
                     = B (B + A) = B (A + B)
                A + B = A + C (Given)
                   B = B (A + C)
                     = AB + BC
                 A.B = A.C (Given)
   But
                  B = AC + BC
                    = C (A + B)
               A + B = A + C (Given)
  But
                  B = C(A + C)
                                                                             ( .. C.C = C)
                    = AC + C.C = AC + C
                                                                            (: A+1 = 1)
                   = C (A + 1)
                  B = C
 Hence, proved.
Q 15. Reduce the following equation using k-map
         Y = ABC+ACD+AB+ABCD+ABC.
                                                                      (PTU, Dec. 2008)
Ans. Y = \overline{A}\overline{B}\overline{C} + A\overline{C}\overline{D} + A\overline{B} + ABC\overline{D} + \overline{A}\overline{B}C
```


Firstly, convert the output Y to its standard SOP form, we have

$$Y = \overline{ABC}(D+\overline{D}) + A(B+\overline{B})\overline{CD} + A\overline{B}(C+\overline{C})(D+\overline{D}) + ABC\overline{D} + \overline{ABC}(D+\overline{D})$$

$$= \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + AB\overline{CD} + (A\overline{BC} + A\overline{BC})(D + \overline{D})$$

=
$$\overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD}$$

Y =
$$\overline{ABCD} + \overline{ABCD} + \overline{ABCD}$$



 $Y = \overline{AB} + A\overline{CD} + AB\overline{D} + \overline{BCD}$ is the reduced expression using k-map.

(PTU, Dec. 2004)

(900)

Q 11. Convert the following logic function in a product of maxterns Ans. F (A, B, C, D) = C' D + ABC' + ABD' + A' B' D (PTU, May 2005) For maxterms complement the given function :

$$F(A, B, C, D) = \overline{C'D + ABC' + ABD' + A'B'D}$$
or $\overline{CD} + AB\overline{C} + AB\overline{D} + \overline{A}\overline{B}D$

$$= (\overline{CD}) (\overline{ABC}) (\overline{ABD}) (\overline{\overline{ABD}})$$

$$= (\overline{C} + D) (\overline{\overline{A}} + \overline{\overline{B}} + \overline{C}) (\overline{\overline{A}} + \overline{\overline{B}} + \overline{D}) (\overline{\overline{A}} + \overline{\overline{B}} + \overline{D})$$

$$= (C + D) (\overline{\overline{A}} + \overline{\overline{B}} + C) (\overline{\overline{A}} + \overline{\overline{B}} + D) (\overline{\overline{A}} + \overline{\overline{B}} + \overline{D})$$

Q 12. Convert the following logic function is a product of maxterms

Max term can be given as:

$$\overline{DA'+DB+B'D}$$

$$= (\overline{DA'})(\overline{DB})(\overline{B'D})$$

$$= (\overline{D}+\overline{A})(\overline{D}+\overline{B})(\overline{B}+\overline{D})$$

$$(: A' = \overline{A})$$

$$F (A, B, C, D) = (\overline{D}+A)(\overline{D}+\overline{B})(B+\overline{D}).$$

Q 13. Implement the Boolean function with exclusive -OR and AND gates : F = AB' CD' + A' BCD' + AB' C' D + A' BC' D (PTU, Dec. 2004)

F = AB' CD' + A' BCD' + AB' C' D + A' BC' D

Ans.


F = AB' CD' + A'BCD' + AB'C'D + A'B C'D

= CD' (AB' + A'B) + C'D (AB' + A'B)

= CD' (A
$$\oplus$$
 B) + C'D (A \oplus B)

= (A \oplus B) (CD' + C'D)

= (A \oplus B) (C \oplus D)



(a) The Truth table from previous truth table for function F is given by

ne Truth	Inputs	Output	
	B	C	F
A		0	1
0	0		1
0	0	1	1
0	1	0	
0	1	1	1
.	0	0	0
1	-		0
1	0	1	0
1	1	0	0
1	1	1	1

(b) $F(A, B, C) = \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} C + \overline{A} B \overline{C} + \overline{A} B C + ABC$

is the expression for SOP form. Its simplified form is given by

$$= \overline{AB} (\overline{C} + C) + \overline{AB} (\overline{C} + C) + ABC$$

$$\left(\because \left(\overline{A} + AB \right) = \overline{A} + B \right)$$

(: C+C=1)

(c) F (A, B, C) = (A + B + C)
$$(A + B + \overline{C}) (A + \overline{B} + C) (A + \overline{B} + \overline{C})$$
 ($\overline{A} + \overline{B} + \overline{C}$) is the expression for POS town

is the expression for POS form.

its simplified form can be calculated from SOP form and is given as

$$\overline{A} + BC = (A) (\overline{B} + \overline{C})$$

(d) For 2-input NAND gates, we have

$$F = (\overline{A})(\overline{B.C})$$



U, May 2008)

 $AC = \overline{A} + C$

 $+\overline{A}B=\overline{A}B$

Boolean Algebra

(c) AB+A+AB

$$= \overline{A} + \overline{B} + \overline{A} + AB$$

$$= \overline{A} \cdot \overline{B} \cdot \overline{A} \cdot \overline{A} \cdot \overline{B}$$

$$= A \cdot B \cdot (\overline{A} + \overline{B}) \qquad (\because \overline{A} = A)$$

$$= AB\overline{A} + AB\overline{B}$$

= 0 = R.H.S.

 $(: A.\overline{A} = 0, B\overline{B} = 0)$

Hence proved.

Q 19. A combinational circuit has 3 inputs A, B, C and output F. F is true for following input combinations

A is False, B is True

A is False, C is True

A, B, C are False

A. B. C are True

(a) Write the Truth Table for F. Use the convention True = 1 and False = 0.

- (b) Write the simplified expression for F in SOP form.
- (c) Write the simplified expression for F in POS form.
- (d) Draw logic circuit using minimum number of 2 input NAND gates.

(PTU, May 2008)

Ans. The functional block diagram shows the combinational circuit :

According to the given inputs the truth table is as shown

A	В	C	F
0	1	X	1
0	X	1	1
0	0	0	1
1	1	1	1

(Where X = don't care as it is not given in the question for C and B inputs)



Thus, from (1) and (2) we calculated that \overline{A} , \overline{B} is the complement of (A + B)

Thus,
$$(\overline{A} + \overline{B}) = (\overline{A} \cdot \overline{B})$$

And
$$(\overline{A.B}) = (\overline{A} + \overline{B})$$
 by duality.

Q 18. Prove the following identities using Boolean algebra :

(a)
$$(A + B)(A + \overline{AB}) + \overline{A}(B + \overline{C}) + \overline{AB} + ABC = C(A + B) + \overline{A}(B + \overline{C})$$

(b)
$$\overline{A(A.B)}.\overline{B(A.B)} = A \oplus B.$$

(c)
$$\overline{AB} + \overline{A} + AB = 0$$
.

(PTU, May 2008)

Ans.
$$(a)(A+B)(A+\overline{AB})C+\overline{A}(B+\overline{C})+\overline{A}B+ABC$$

$$=\left(A+B\right)\,\left(A+\overline{A}+\overline{B}\right)\,C+\overline{A}\left(B+\overline{C}\right)+B\left(\overline{A}+AC\right)$$

$$= (A + B) (1 + \overline{B})C + \overline{A}(B + \overline{C}) + B(\overline{A} + C)$$

$$(:\overline{A} + AC = \overline{A} + C)$$

$$= (A + B) C + \overline{A} (B + \overline{C}) + \overline{A}B + BC$$

$$(:BC+BC=BC, \overline{A}B+\overline{A}B=\overline{A}B)$$

$$= C (A + B) + \overline{A} (B + \overline{C}) = R.H.S$$

Hence proved.

(b)
$$\overline{A(A.B)}.B(\overline{A.B)}$$

$$= \left[\overline{A\left(\overline{A.B}\right)}\right] + \left[\overline{B\left(\overline{A.B}\right)}\right]$$


$$= \left[A\left(\overline{A.B} \right) \right] + \left[B\left(\overline{A.B} \right) \right]$$

$$=$$
 $(A.B)$ $(A + B)$


$$= (\overline{A} + \overline{B}) (A + B)$$

$$=\overline{A}A+\overline{A}B+\overline{B}A+\overline{B}B$$

(: A = A)



Logic Circuit :



Q 21. Simplify the following boolean functions using K-maps.

(a) F (A, B, C) = Σ (0, 2, 3, 4, 6)

(b) $F(A, B, C, D) = \Sigma (1, 3, 5, 7, 9, 15), d(A, B, C, D) = \Sigma (4, 6, 12, 13)$

(PTU, Dec. 2007)

Ans. (a) F (A, B, C) = Σm (0, 2, 3, 4, 6)

A	B	· BC	ВĈ	BC	
Ā	1	0	13	1)2	
A	1	0 5	0 7	1 6	

$$\therefore$$
 F(A, B, C) = $\overline{A}B + \overline{C}$.

(b) F (A, B, C, D) = Σ m (1, 3, 5, 7, 9, 15) + Σ d (4, 6, 12, 13)

CO		
AB CO CO	CD	CD
AB 0 0 1	1	0
AB d	1)	d 2
AB d d	. 2	- 6
AB 0 12	15	0 14
8 / 8	0	0 10

put
$$d_{13} = 1$$

and $d_4 = d_{12} = d_6 = 0$


$$F(A, B, C, D) = \overline{C}D + \overline{A}D + BD$$
.



 $(: \overline{C} + C = 1)$

Boolean Algebra

Implementation using NAND gates only:



Q 20. Minimise the logic function

 $F(A, B, C, D) = \pi M(1, 2, 3, 8, 9,10, 11, 14). d(7, 15)$

Use Karnaugh map. Draw the logic circuit for the simplified function using NOR (PTU, May 2008)

Ans. F (A, B, C, D) = π M (1, 2, 3, 8, 9,10, 11, 14). d (7, 15)

AB CD	C+D	C+D	Ĉ+Ō	Ē+D │	
A+B	1 0	0	0	0	
A+B	1 4	1 5	d	1	6
Ā+Ē	1 12	1 13	d 18	0	G ₄
Ā+B	0	0 9	0	0	
G	, Go	1	П		G ₃

$$(B) = \overline{A} + B$$

$$\therefore \quad F(A, B, C, D) = G_1, G_2, G_3, G_4$$

Where,

$$G_1 = \overline{A} + B$$

$$G_2 = B + \overline{D}$$

$$G_3 = B + \overline{C}$$

$$G_4 = \overline{A} + \overline{C}$$

(: d = 0 for 15th cell in k-map for minimization)

$$\therefore \quad F(A, B, C,D) = (\overline{A} + B) (B + \overline{D}) (B + \overline{C}) (\overline{A} + \overline{C})$$

For NOR gates implementation, we have

$$\overline{F}(A, B, C, D) = \overline{(\overline{A} + B)(B + \overline{D})(B + \overline{C})(\overline{A} + \overline{C})}$$

$$\overline{F}(A, B, C, D) = \overline{(\overline{A} + B)(B + \overline{D})(B + \overline{C})(\overline{A} + \overline{C})}$$

$$F(A, B, C, D) = \overline{(\overline{A} + B) + (B + \overline{D}) + (\overline{B} + \overline{C})}$$

$$= \overline{AC} + \overline{ACD} + BC$$

$$= \overline{AC} (1+D) + BC$$

$$= \overline{AC} + BC$$

$$= C(\overline{A} + B).$$

Q 29. Using Boolean Algebra show that

 $(A+B)(\overline{A}+C)(B+C)=AC+B\overline{A}$.

(PTU, May 2010)

Ans.
$$(A+B)(\overline{A}+C)(B+C)$$

$$= (A\overline{A} + AC + B\overline{A} + BC) (B + C)$$

$$= (AC + \overline{A}B + BC) (B + C)$$

$$= ABC + AC \cdot C + \overline{A}B \cdot B + \overline{A}BC + BC \cdot B + BC \cdot C$$

$$= ABC + AC + \overline{A}B + \overline{A}BC + BC + BC$$

$$= AC \cdot (B + 1) + \overline{A}B \cdot (1 + C) + BC$$

$$= AC + \overline{A}B + BC$$

$$= AC + \overline{A}B + BC$$

$$= AC + \overline{A}B + BC (\overline{A} + A)$$

$$= AC + \overline{A}B + \overline{A}BC + ABC = \overline{A}BC \cdot (1 + C) + AC \cdot (1 + B)$$

$$= \overline{A}B + AC$$

$$(\because 1 + C = 1 + B = 1)$$

 $\therefore (A+B)(\overline{A}+C)(B+C) = AC+B\overline{A}.$

Q 30. Minimize the following expressions using K-map

(a)
$$Y = (A + B)(A + \overline{B})(A + \overline{C})$$

(PTU, May 2011)

Ans. (a)
$$Y = (A + B)(A + \overline{B})(A + \overline{C})$$

K-map:

CI	0			
AB	00	01	11	10
A 4	10	0	0	0
01	0	0	0	0
11	1	1	1	-
10	1	1	1	-
	100	Y = /	A	1

K-map:

$$= AB (C + \overline{C}) + (A + \overline{A}) BC + \overline{A} (B + \overline{B}) (C + \overline{C})$$

$$= ABC + AB\overline{C} + ABC + \overline{A}BC + (\overline{A}B + \overline{A}\overline{B}) (C + \overline{C})$$

 $f = ABC + AB\overline{C} + \overline{A}BC + \overline{A}BC + \overline{A}B\overline{C} + \overline{A}\overline{B}C + \overline{A}\overline{B}C$

The above form is the standard SOP form.

Q 27. Construct the truth table for $Z = xy + \overline{x}\overline{y}$

Ans. $Z = xy + \overline{x}\overline{y} = x \odot y \text{ i.e., XNOR gate.}$

Its truth table is

x	v	xv	χ̈̈	
0	-	~y	ху	$xy + \overline{x}\overline{y}$
0	0	0	1	1
0	1	0	0	0
1	0	0	0	- 0
1	1	1	0	1

Q 28. Minimize the following expressions

(i)
$$A + \overline{(B + \overline{C})}$$

(ii)
$$\overline{\left(A\overline{B}\left(C+\overline{D}\right)+\overline{C}\right)}$$

(PTU, May 2011)

(PTU, May 2011)

Ans. (i)
$$A + \overline{(\overline{B} + \overline{C})}$$

$$= A + \left(\overline{B}, \overline{C}\right)$$
$$= A + BC$$

(DeMorgain Theorem)

(ii)
$$\overline{\left(A\overline{B}\left(C+\overline{D}\right)+\overline{C}\right)}$$

$$= \overline{\left(\overline{A} \, \overline{\overline{B}} \, C + A \, \overline{\overline{B}} \, \overline{\overline{D}} \right)} \, . \, \overline{\overline{C}}$$

$$= \left(\overline{ABC}\right)\left(\overline{ABD}\right).C$$

$$= (\overline{A} + B + \overline{C})(\overline{A} + B + D).C$$

$$= (\overline{A} + \overline{A}B + \overline{A}D + \overline{A}B + B + BD + \overline{A}\overline{C} + B\overline{C} + \overline{C}D)C$$

$$= \overline{AC} + \overline{ABC} + \overline{ACD} + BC + BCD + 0 + 0 + 0$$

$$= \overline{AC} (1+B) + \overline{ACD} + BC (1+D)$$

(PTU, May 2006)

(PTU, Dec. 2006)

Q 24. Simplify the Boolean function : $F\left(W,\,X,\,Y,\,Z\right)=\Sigma m\;(0,\,1,\,2,\,4,\,5,\,6,\,8,\,9,\,12,\,13,\,14\right)$

Ans.

	Z VZ	ΨZ	YZ	ΥZ
WX	1	1	0 3	1 2
₩x	7	1	0,	1
wx	1	1	0,	1
wx	1 0	1 9	0,11	0,10

 $\therefore F(W, X, Y, Z) = \overline{Y} + \overline{W}\overline{Z} + X\overline{Z}$

Q 25. Simplify the following Boolean function in :

(a) Sum of products (b) Product of sums $F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10).$

Ans. $F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10)$

(a) Sum of products from i.e. min terms

 $F(A, B, C, D) = \Sigma m (0, 1, 2, 5, 8, 9, 10)$

AB CI	D RD	ĒФ	CD	сĒ
ĀB	10	0,	0 3	1/2
ĀB	0 4	1	0 7	0 6
AB	0,12	0,3	0,15	0,14
AB	1	1)0	0,1	110
	V	18	-	1

 $F = \overline{BC} + \overline{BD} + \overline{ACD}$

(b) Product of sums i.e. min terms

 $F(A, B, C, D) = \Sigma M \text{ or } \pi (0, 1, 5, 8, 9, 10)$

C	D				
AB	100	01	11	10	
,	6	0,	13	0	1
-	1 4	0	1,	1 6	
	1,12	1,3	1,5	1,4	
10/	0	0	1,1	(P)	
	1			7	

$$F = (B + C) (B + D) (A + C + \overline{D})$$

Q 26. Find SOP form of $f = AB + BC + \overline{A}$.

$$f = AB + BC + \overline{A}$$


(PTU, May 2010)

Boolean A

The

Q


An



STATE OF THE PARTY. THE THEORY IS NOT THE OWNER, THE PARTY AND ADDRESS. per livery designations of movement saling 2 - 3 regime. (2010), 3mc, 3105) Shington. Bounty 170(0) ATTE. 300001 BECOME ! 100gg 980771 /ITEN (0)(00) (Tipe 20150 The . GD2551 The 10000 平二本 ITEm. 16801 Wine. 10000 The same 15551 I-D Witterna Siego (2) No. of The -30 THE . 30000 (000001) 1000 100 OTHER. B-3 (Tibe TODAY 海田 THE . The same E-T 馬 (000) dinn: -THE R. 100.00 1 0 1 8 Simp B (Paints of terms X 8 (周,司) S255 0 0 X 0 图.相 0 0 1 × (图图) 0 1 出海 0 10 3 X 出題 0 1 1 3 (4,5) 0 0 X 10. 田,田 13. 瓜刀 X 0 鱼两 5.5 X 医.14 原,梅 X (54.1百)

The rest 1, 8, 9, 10, 11 are to be covered from remaining prime implicants. Thus, the minimized expression is

 $F(V, W, X, Y, Z) = VWXZ + \overline{W}\overline{X}\overline{Z} + \overline{W}\overline{X}Y + \overline{V}\overline{X}$




 $\therefore \ \ \mathsf{F} \ (\mathsf{V}, \, \mathsf{W}, \, \mathsf{X}, \, \mathsf{Y}, \, \mathsf{Z}) = \mathsf{VWXZ} + \ \overline{\mathsf{W}} \, \overline{\mathsf{X}} \, \overline{\mathsf{Z}} + \overline{\mathsf{W}} \, \overline{\mathsf{X}} \, \mathsf{Y} + \overline{\mathsf{V}} \, \overline{\mathsf{X}}$

Hence, verified.

Implementation using NAND gates only

$$\overline{F} = \overline{VWXZ + \overline{W}\overline{X}\overline{Z} + \overline{WX}Y + \overline{V}\overline{X}}$$

$$= \overline{(VWXZ)} \, \overline{(\overline{W}\overline{X}\overline{Z})} \, \overline{(\overline{W}\overline{X}Y)} \, \overline{(\overline{V}\overline{X})}$$



Q 35. Convert the following logic functions in a product of maxterms form. F(A, B, C') = (A' + B) (B' + C') (PTU, Dec. 2016) F(A, B, C) = (A' + B) (B' + C')

F (A, B, C) =
$$(A' + B) (B' + C')$$

= $(A' + B + C) (A' + B + C') (A + B' + C') (A' + B' + C')$

Boolean Algebra

Q 36. Obt using the bina Ans.

> Minte m m m m m m

Minte m Digital Electronics verify the result using

, 31)

soolean Algebra

Table showing minterm quads i.e. groups of four is given below


Minterm Quads	v	W	inary	Equiva	lent Z	Number of 1's	1
0, 1, 2, 3	0	0	0	X	XI		1
0, 2, 1, 3	0	0	0	X	x VW		⇒ VWX
0, 8, 2, 10	0	×	0	X	^] vw;	×	1 second
0, 2, 8, 10	0	x	0	X	- C	0	⇒VXZ
0, 16, 2, 18	X	0	0	×	0 J VXZ		
0, 2, 16, 18	X	0	0	×	0]		⇒WXZ
1, 3, 9, 11	0	×	0		0 J WX2	2	
1, 9, 3, 11	0	X	0	X	1]		⇒VXZ
2, 18, 3, 19	x	0	0	1	1 J VXZ		100
2, 3, 18, 19	X	0	0	1	x]		⇒WXY
2, 3, 10, 11	0	X	0	1	x J WXY		-
, 10, 3, 11	0	X	0	1	X	1	⇒VXY
, 10, 9, 11	0	1	0	X	x J V X Y	The state of the s	
9, 10, 11	0	1	0	X	x] _{vwx}	Bullet to	⇒⊽wy

From above table one octet minterm is possible i.e. 0, 1, 2, 3, 8, 9, 10, 11 $\Rightarrow \overline{VX}$ Now the prime implicants are given by table

Prime	Minterms					G	iven	Mint	erm	S				
Implicants		0	1	2	3	8	9	10	-	16	18	19	29	24
VWXZ	29, 31								-	10	10	10	Name of the last	0000
VWX	0, 1, 2, 3	×	×	×	×								8	8
$\overline{V}\overline{X}\overline{Z}$	0, 2, 8, 10	×		×		×		×						
$\overline{W}\overline{X}\overline{Z}$	0, 2, 16, 18	×		×						8	×			
VXZ	1, 3, 9, 11		×		×		×		×	-	^			-
WXY	2, 3, 18, 19			×	×						×	8		+
VXY	2, 3, 10, 11			×	×			×	×		-	-	-	+
VWX	8, 9, 10, 11					×	×	×	×		-	-	-	+

Encircle terms are essential prime implicants.

IXZ



Q 37. Given F(A,B,C,D) = (0,2,3,6,7,12,13,14) +d(1,4,11,15), where d denotes the don't care condition. Find simplified expression (i) in SOP form (ii) in POS form.

Ans. F(A, B, C, D) = Σ (0, 2, 3, 6, 7, 12, 13, 14) + d (1, 4, 11, 15)

(PTU, Dec. 2015)

CD	do	CD	СБ	
1	d	1	1	-
d	0	1	1	
1	1	d	1	
0	0	d	0	
	1	1 d d 0	1 d 1 d 0 1 d 0 1	1 d 1 1 d 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

 $F(A,B,C,D) = AB + CD + \overline{AD}$. Realization using gates

(ii) In POS form

$$F(A, B, C,D) = \overline{SOP} = POS$$

$$= \overline{AB + CD + \overline{AD}}$$

$$= (\overline{AB}) (\overline{CD}) (\overline{AD})$$

$$= (\overline{A} + \overline{B}) (\overline{C} + \overline{D}) (\overline{A} + \overline{D})$$

$$= (\overline{A} + \overline{B}) (\overline{C} + \overline{D}) (A + D)$$

Q 38. Find the minimum sum of products expression for the function $f(a, b, c, d) = \sum m (1, 3, 4, 6, 7, 9, 11, 12, 13, 15)$ using QM method. (PTU, May 2014)

Minterms	Decimal equivalent	Bi	nary e	equiva	No. of 1's used	
		A	В	C	D	A ILE IN SURVINI
m ₁		0	0	0	1	1
5000	3	0	0	1	1	2
m ₃	4	0	1	0	0	1
m ₄	6	0	1	1	0	2
m ₆	7	0	1	1	1	3
m ₇	/	1	ò	ò	1	2
m ₉	9	. 300	0	1	1	3
m ₁₁	11	1	0	1	,	2
m ₁₂	12	1	1	0	U	2
	13	1	1	0	1	3
m ₁₃ m ₁₅	15	1	1	1	1	4

Pair of terms			Binary	Equiva	lent		No. of 1s
Pan or terms	A	В	C	D	E	F	
0, 2	0	0	0	0	-	0	0
0, 4	10	10	0	20-	0	0	0
0,8	10	0	-	0	0	0	0
0, 16	10	1-	0	0	0	0	0
0, 32	100	0	0	0	0	0	0
4, 36	1 -	0	0	11	0	0	1
8, 24	0	-	1	0	0	0	1
8, 40	-	0	1	0	0	0	1
16, 24	0	1	-	0	0	0	- 1
. 16, 48	-	1	0	0	0	0	1
32, 36	1	0	0	-	0	0	- 1
32, 40	1	0	-	0	0	0	1
32, 48	1	-	0	0	0	0	1

Quad of terms			No. of 1s				
	A	В	C	Equiva	E	F	110. 01 18
0, 4, 32, 36	-	0	0	-	0		
0, 8, 16, 24	0	-	1-	0	100	0	0
0, 8, 32, 40	-	0			0	0	0
0, 16, 8, 24	0	1-	1-	0	0	0	0
0, 16, 32, 48		1	-	0	0	0	.0
0, 32, 4, 36		-	0	0	0	0	0
0, 32, 8, 40		0	0	-	0	0	
0, 32, 16, 48		0	-	0	0	0	0
1 02, 10, 40	-	2-	0	0	0		0
					0	0 1	0

Prime Implicants	0	2	4	7	To						
0, 4, 32, 36 0, 8, 16, 24.	×	-	8	-	8	16	24	32	36	40	48
0, 8, 32, 40	×				×	×	8	×	8		
0, 16, 32, 48 0, 2	×				×			×	-	8	
· Y = BCEF+AD	×	8				×		×	1000		8

ADEF+BDEF+CDEF+ABCDF

Boolea

don't

Q 3 f (a, Ans Mint

m,

Electronics

Thus, the

Boolean Algebra

Q 36. Obtain the set of prime implicants for Σ m (0, 2, 4, 7, 8, 16, 24, 32, 36, 40, 48) using the binary designations of min terms using Q-M-method.

Minterms	Binary Equivalent									
01 60,050	A	В	С	D	E	F				
m ₀	0	0	0	0	0	0				
m ₂	0	0	0	0	1	0				
m ₄	0	0	0	1	0	0				
m ₇	0	0	0	1	1	1				
m ₈	0	0	1	0	0	0				
m ₁₆	0	1	0	0	0	0				
m ₂₄	0	1	1	0	0	0				
m ₃₂	1	0	0	0	0	0				
m ₃₆	1	0	0	1	0	1				
m ₄₀	1	0	1	0	0	1				
m ₄₈	1	1	0	0	0	1				

Minterms			Binary E	quivale	nt		No. of 1s
	A	В	C	D	E	F	
m ₀	0	0	0	0	0	0	0
m ₂	0	0	0	0	1	0	1
m ₄	0	0	0	1	0	0	1
m ₈	0	0	1	0	0	0	1
m ₁₆	0	1	0	0	0	0	1
m ₃₂	1	0	0	0	0	0	. 1
m ₂₄	0	1	1	0	0	0	2
m ₃₆	1	0	0	1	0	0	2
m ₄₀	1	0	1 .	0	0	0	2
m ₄₈	1	1	0	0	0	0	2
m ₇	0	0	0	1	1	1	3

WXZ

Boolean /

(A

(b

(A + B).

the es

realize

Q 43. Rewrite the following expression in a form that requires as few inversions (PTU, Dec. 2012) as possible b'c + acd' + a'c + c (a + c) (a' + d').

Ans. b'c + acd' + a'c + c (a + c) (a' + d') (: c.c = c) = b'c + c (ad' + a') + (ac + c) (a' + d') (: a + a'b = a + b) = b'c + c (d' + a') + c (1 + a) (a' + d')(: 1+a=1) = b'c + c (a' + d') + c (a' + d') = b'c + c (a' + d')

= c (a' + b' + d').Q 44. Mention all the Boolean laws and explain any two of them.

(PTU, Dec. 2014, 2012)

OR Expain various laws of Boolean algebra.

(PTU, Dec. 2017)


Ans. Boolean algebra is used for analizing a logic circuit and give its mathematical operations. Various Boolean theorems are used to simplify logic circuits and logic expressions.

There are various Boolean theorems or laws or rules which are given as follows :


AND Laws

(a) Null Element

A.0=0 -Y=A.0=0 (b) Identity



(c) Indempotent Law




(d) Complement




OR Laws


(e) Identity




(f) Null Element



(g) Indempotent Law



(h) Complement



De-Morgan's Theorems :

(a)
$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

It states that \overline{A} , \overline{B} is the complement of A + B. Therefore, we have to prove that $B_1 + \overline{A} \cdot \overline{B} = 1$

ctronics

Boolean Algebra

Q 40. Draw a K-map for a function of four variables F (A, B, C, D) such that $F = \Sigma m$ (PTU, Dec. 2011) Ans. K-map is as shown for function $F(A, B, C, D) = \Sigma m (0, 1, 4, 5, 3, 2, 11, 10)$

ABCD	ĈĎ	ĒD	CD	CĎ	,
ĀB	1 0	1	1	1	→BC
ĀB	1	1	0 7	0	→ĀČ
AB	0 12	0 13	0 15	0 ,	
AB	0 8	0 9	1 11	1 10	
					4

Therefore, the minimized or reduced function is given by

$$F(A, B, C, D) = \overline{AC} + \overline{BC}$$

Q 41. Minimize the following boolean expression.

(PTU, May 2012)

$$Y = (\overline{ABC} + A\overline{BC})(\overline{ABC} + A\overline{BC}).$$

Ans.

$$Y = (\overline{AB}C + A\overline{BC})(\overline{AB}C + A\overline{BC})$$

$$= (\overline{ABC} + A\overline{BC})$$

(: A.A = A)

$$= \left(\overline{A} + \overline{B}\right)C + A\left(\overline{B} + \overline{C}\right)$$

(Use De-Morgan's theorem)

$$= \overline{A}C + \overline{B}C + A\overline{B} + A\overline{C}$$

$$= \overline{AC} + \overline{BC} + A\overline{B}(C + \overline{C}) + A\overline{C}$$

(: C + C = 1

$$= \overline{AC} + \overline{BC} + A\overline{BC} + A\overline{BC} + A\overline{C}$$

$$= \overline{A}C + \overline{B}C (1+A) + A\overline{C}(\overline{B}+1)$$

$$Y = \overline{AC} + \overline{BC} + \overline{AC}$$

 $(:: 1+A=A, \overline{B}+1=1)$

Q 42. Represent the function (x, y, z) = y using K-map.

(PTU, Dec. 2012)

(x, y, z) = y

function (x, y, z) = y.

No. of 1's used	ent	equivale	Binary e		Minterms/
	D	C	В	A	Decimal equivalent
	1	0	0	0	1
1	0	0	1	0	4
	1	1	0	0	3
2	0	1	1	0	6
	1	0	0	1	9
	0	0	1	1	12
	1	1	1	0	7
	1	1	0	1	11
3	1	0	1	1	13
	1	1	1	1	15

Prime Implicants (PI)			equivale	ent	7
The state of the s	A	В	С	D	1
1, 3, 9, 11	-	0	-	1	7 → BC
3, 7, 11, 15	-	-	1	4	144
9, 11, 13, 15	1 1				→ CD
4, 6	1 :	100	-	1	→ AD
4, 12	0	1	-	0	→ BD
	-	1	0	0	7100
6, 7	0	1		0	→ BC

Now


1, 3, 9, 11	m1 ⊗	m3	m4	m6	m7	m9	m11	m12	maa	
3, 7, 11, 15	0	×				×	×	1112	m13	m1
9, 11, 13, 15		×			×		1988			
4, 6	- 1						×			×
4, 12			×	×		×	×		8	×
			×							
6, 7								8	1119	
Now m ₁ , m ₁₂ , m ₁₃ a	-			×	×			-	-	
12 11/13 d	e ess	ential p	orime i	mplica	ant /FI	DIV VC				
Q 39. Distinguish be	= BD-	AD +	ROD	. 7.	- (-1	1).XC	,			

Q 39. Distinguish between SOP and POS forms.

Ans. SOP (Sum of product): These are expression which logically OR's the logically

POS (Product of sum): These are expression which logically AND's the logically OR'ed

71



Q 49. State Duality Theorem.

(PTU, May 2018, 2016; Dec. 2014)

Ans. Duality Theorem : According to Duality theorem, from one Boolean relation other Boolean relation can be derived by


- (a) Changing each OR sign to an AND sign,
- (b) Changing each AND sign to an OR sign,
- (c) Complementing any '0' or '1' present in the expression.

Q 50. Minimize the following expression using K-map. $Y = \Sigma m(4,5,8,9,11,12,13,15)$

(PTU, May 2015)

Ans.

 $Y = \Sigma m (4, 5, 8, 9, 11, 12, 13, 15)$



$$Y = B\overline{C} + A\overline{C} + AD$$

Q 51. Simplify the following using K-maps:

 $F(A,B,C,D) = \Sigma(0,1,2,5,8,9,10)$

Ans. F (A, B,C,D) = Σ (0, 1, 2, 5, 8, 9, 10)

(PTU, Dec. 2015)

ABCD	ĘD	CDI	CD	СĒ	
ĀB	1	1	0	1	₩BŌ
ĀB	0	U	0	0	→ĀĒ
AB	0	0	0	0	
AB	T	1	0	1	
	1			1	→BC

 $\therefore F(A,B,C,D) = \overline{B} \, \overline{C} + \overline{B} \, \overline{D} + \overline{A} \, \overline{C} D$

Q 52. What is the difference between k-map and Qm method ? (PTU, Dec. 2014) Ans. K-map is simply a graphical method for representing a Boolean function. It is used

to simplify a logic equation or to convert a truth table to its logic circuit. Q-M method is the

B00

Boo

The essential prime implicants are :

 $\overline{w} \times \overline{y} + w \overline{x} \overline{y} + w x y + y z$

Three distinct minimal expressions for T are :

1. T (w, x, y, z) = $\overline{w} \times \overline{y} + w \overline{x} \overline{y} + w x y + y z + \overline{w} z$

2. T (w, x, y, z) = $(w + \overline{x} + y)(\overline{w} + x + y)(\overline{w} + \overline{x} + \overline{y})(\overline{y} + \overline{z})(w + \overline{z})$

3. T (w, x, y, z) = πM (0, 2, 6, 10, 12, 13) Q 46. Simplify the following expression using K-map: f(A, B, C, D) = Σm (0, 3, 4, 5, 7, 8, 9) + d (10, 11, 12, 13, 14, 15). (PTU, May 2013) Ans. f (A, B, C, D) = Σm (0, 3, 4, 5, 7, 8, 9) + d (10, 11, 12, 13, 14, 15)

AB CL	č	5	ĈD		C	D	С	Ď
ĀB	1	10	0	1	1) 3	0	2
ĀВ	1	4	1	5	1	1,	0	6
AB	d	2	d 13		d		d	
AB	1	1	1		d	1	d	10

f (A, B, C, D) = $A + \overline{CD} + CD + BD$ Q 47. Show that (A+B) (A+C) = A+BC. L.H.S = (A+B) (A+C) = AA + AC + BA + BC= A + AC + AB + BC= A + AC + AB + BC= A + BC = B + BC

Q 48. Simplify the expression


= A + BC = R.H.S.

(: AA = A)

(PTU, Dec. 2013)

(: 1+C=1)

F (A, B, C, D) = Σ (0,2,8,9,10,11,12,14) Using k-map in POS form and represent the resulting function using NOR gates. (PTU, Dec. 2013)



onics ons ons

0 6

12)

(7) (a)

 $(A+B)+\overline{A}.\overline{B}$ $\Rightarrow [(A+B)+\overline{A}][(A+B)+\overline{B}]$

 $\Rightarrow \left[\left(A + \overline{A}\right) + B\right] \left[A + \left(B + \overline{B}\right)\right]$

 $\therefore (A+B) + \overline{A} \cdot \overline{B} = 1$

(b) $\overline{A.B} = \overline{A} + \overline{B}$

(By Distributive law)

69

(By Associative law)

It states that $\overline{A} + \overline{B}$ is the complement of A.B. Therefore, we have to prove that $(A + B).(\overline{A}.\overline{B}) = 0.$

 $(A + B) (\overline{A}.\overline{B})$

 $\Rightarrow A(\overline{A}.\overline{B})+B(\overline{A}.\overline{B})$

(By Distributive law) (By Associative law)

 $\Rightarrow A. \overline{A.B} + B. \overline{A.B}$

⇒0+0

⇒0

 $\therefore (A+B)(\overline{A}.\overline{B}) = 0$

....(2)

Thus, from (1) and (2) we calculated that \overline{A} . \overline{B} is the complement of (A + B)

Thus, $(\overline{A+B}) = (\overline{A} \cdot \overline{B})$

And $(\overline{A.B}) = (\overline{A} + \overline{B})$ by duality.


Q 45. Given the function T (w, x, y, z) = Σ (1, 3, 4, 5, 7, 8, 9, 11, 14, 15)

(a) Use the K-map to determine the set of all prime implicants. Indicate specifically the essential ones. Find three distinct minimal expressions for T.

(b) Assume that only umprimed variables are available. Construct a circuit which realizes T.

Ans. (a) T (w, x, y, z) = Σ m (1, 3, 4, 5, 7, 8, 9, 11, 14, 15)

$$T (w, x, y, z) = \overline{w} \times \overline{y} + w \overline{x} \overline{y} + w x y + y z + \overline{w} z \text{ (or)}$$
$$= \overline{w} \times \overline{y} + w \overline{x} \overline{y} + w x y + y z + \overline{x} z$$



$$= AB + \overline{AC} + ABC + \overline{ABC}$$

$$= AB(1+C) + \overline{AC}(1+B)$$

$$= AB + \overline{AC}$$

$$= AB + \overline{AC}$$
(b)
$$AB + \overline{AC} = (A+C)(\overline{A}+B)$$

$$= A\overline{A} + AB + \overline{AC} + BC$$

$$= 0 + AB + \overline{AC} + BC$$

$$= AB + \overline{AC} + BC(A + \overline{A})$$


$$= AB + \overline{AC} + ABC + \overline{ABC}$$

$$= AB(1+C) + \overline{AC}(1+B)$$

$$= AB + \overline{AC}$$

Q 57. Solve the following Boolean functions by using K-map. $F = (W, X, Y, Z) = \sum (0, 1, 4, 5, 6, 8, 9, 10, 12, 13, 14)$ Ans. F (W, X, Y, Z) = \sum_{m} (0, 1, 4, 5, 6, 8, 9, 10, 12, 13, 14) (PTU, May 2019)

73



 $F = \overline{Y} + X\overline{Z} + W\overline{Z}$

Q 58. Give the introduction of Quine-McCluskey method of minimization. (PTU, May 2019)

Ans. QM method or Quine Mc-Cluskey method or Tabular Method

In case the number of variables increases i.e. 7, 8, 9 or even 10 variables. It is difficult to use K-map as it becomes very complex and the grouping techniques becomes cumbersome. So, K-map can be used for 5 or 6 variables only. Mapping methods fails for large number of variables. To overcome this problem W.V Quine and E.J. Mc-Cluskey developed a tabular method also known as QM method (i.e. Quice Mc-Cluskey Method) which is used for minimization of large number of variable.

It make use of same techniques as of K-map but in this minterms are written in the binary form first and the binary equivalents which are differ only in the place can be combined for reduction of minterms.

Following points are followed for Q-M Method minimization:


- Write the given minterms in their binary form.
- Group the minterms according to number of 1's contained in them and separate by a horizontal line between each number of 1's category. Put them in a table having separate columns.

Quine-Mc Cluskey method or tabular method for minimization. When variables are more

than six then K-map is cumbersome and Om method is used.

Q 53. Find the minimum sum of products expression for the function.

f(a,b,c,d) = Em(1,3,4,6,7,9,11,12,13,15) using K-map method. (PTU, May 2016) Ans. f(a, b, c, d) = Σm (1, 3, 4, 6, 7, 9, 11, 12, 13, 15)



 $f(a, b, c, d) = \overrightarrow{b}d + \overrightarrow{a}bc + \overrightarrow{b}\overrightarrow{c}d + \overrightarrow{a}\overrightarrow{b}\overrightarrow{c}$

Q 54. Explain the K-map reduction technique.

(PTU, May 2017)

Ans. K-map reduction technique is one of the minimized technique used for minimization. K-map reduction technique make use of one bit change in adjacent cells so that grouping takes place and minimization will be done easily. Example : Three variable K-map :

ABO	BC	ВC	ВС	BC
Ā	0	ĀĒC,	ĀBC ₃	ĀBĒ
A	4	5	ABC ₇	6

Cell 1 and 3 are adjacent, thus we have :

 \overline{ABC} + \overline{ABC} \Rightarrow $\overline{AC}(\overline{B} + B)$ \Rightarrow \overline{AC} variable. Thus one variable is eliminated. Similarly, cell 3 and 7 are adjacent. Thus, we have

 $\overrightarrow{A}BC + ABC \Rightarrow BC(\overrightarrow{A} + A) \Rightarrow BC.$

Thus, one variable is eliminated. In this way K-map is used as a reduction technique,

Ans. Each fundamental product in the SOP form is called as minterm. These are designated by 'm'.

Each fundamental sum in the POS form in called as maxterm. These are designated by 'M'.

Q 56. Using Boolean algebra show that (a) $AB + \overrightarrow{AC} + BC = AB + \overrightarrow{AC}$

(b) $AB + \overline{AC} = (A + C)(\overline{A} + B)$

Ans. (a) $AB + \overline{AC} + BC(A + \overline{A})$

(PTU, May 2018)

DS Digital Electronic combinational Circuits Q 5. Implement half adder circuit using 4:1 MUX or multiplexers only.

Ans. Truth table of half adder is as shown: 77 Outputs 0 0 0 0 output variables diagram is as 0 4:1 MUX 4:1 MUX - Carry (C) Q 6. Implement using 4:1 MUX $F = \Sigma m (0, 3, 4, 7)$ Ans. The implementation table is as shown: 1] Inputs to Multiplexer Implementation: 4:1 • Y = F = Σm (0,3,4,7) MUX S, = 0

Ans.


Q 2. Give functional block diagram of 2:1 MUX.



Q 3. Explain half subtractor with the help of its internal circuit. Q 3. Explain half subtractor with the help of its interface who output variables.

Ans. To subtract two numbers i.e. two input variables A and B, we get two output variables.

i.e. difference 'D' and borrow 'B₀'. It is known as half subtractor. Functional diagram is as shown:



Its truth table is as shown:


Inputs		Out	puts
A	В	D	B ₀
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Thus, the minimized logic functions are :

$$D = \overline{A}B + A\overline{B} = A \oplus B$$

$$B_0 = \overline{A}B$$

The circuit diagram is as shown:



Q 4. How many full adders are required to construct an m-bit parallel adders?

Ans. To construct an m-bit parallel adder, 'm' full address are required. (PTU, Dec. 2011)

Q 5.

Ans.

Chapter

nics

ext WO of

d.

Contents

Combinational Circuits

Design procedure – Adders, Subtractors, BCD adder, Magnitude Comparator, Multiplexer/ Demultiplexer, encoder/decoder, parity checker, code converters. Implementation of combinational logic using MUX, BCD to 7 segment decoder.

POINTS TO REMEMBER

- combinational circuits are adders, subtractors, multiplexers, demultiplexer, magnitude comparator, parity generator/checker etc.
- Arithmetic circuits are used for addition, subtraction, multiplication, division.
- Half adder is used for addition of two binary numbers.
- Full adder is used to perform addition of more than 2 bits.
- Serial adder require one full adder for one additional bit while parallel adders requires Nfull adders for n bit addition.
- Two more adders are look ahead carry adder and BCD adder.
- Half subtractor subtracts two numbers we get two output variables i.e. difference and borrow.
- Full adder is subtraction of 3 bits.
- Encoder converts human language into machine language.
- Decoder is used to convert machine language to human language.
- Multiplexers are universal circuits which selects one input out of multiple inputs and give it as a result. These are abbriviated as MUX.
- Demultiplexer receives information on single line and distribute to the 2ⁿ lines, where n are selection lines. These are abbriviated as DEMUX.
- Magnitude comparator is used to compare 2 binary numbers.

QUESTION-ANSWERS

- Q 1. List the applications of decoders.
- Ans. 1. Decoders are used in counter systems.
- 2. Decoders are uesd for A/D conversion.
- 3. Decoders are used for D/A conversion.
- 4. Decoders are used in seven segment digital displays.

Truth Tabl		D ₀
input L.	2 to 4 fine decoder	D,
		D ₃

I,o	I,	Do	D ₁	D ₂	Da
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Q 12. Explain the working of full adder with example.

(PTU, Dec. 2017; May 2017, 2006)

Design full adder using logic gates.


(PTU, May 2011)

Ans. Full adder is a combinational circuit capable of adding three bits at a time (i.e. two input bits and one previous carry). Full adder has three inputs and two outputs as shown in diagram.

A		7
В	Full	Sum (S)
C ₁₀	Adder	Carry (Cout)

	A	В	Cin	Sum	Carry
	0	0	0	0	0
	0	0	1	1 1	0
	0	1	0	1	
	0	1	1	o	0
1	1	0	0	-	1
1	1	0	1	1	0
1	1	1	0 1	0	1
1	1	4	0	0 /	1
L	-		1	1	1

Internal Structure in as shown:



Example:

$$A = 1, B = 0, C_{in} = 0$$

$$Sum = A \oplus B \oplus C_{in} = 1$$

$$Carry = (A \oplus B) C_{in} + AB = 0.$$

combinationa

Q 13. AB'C.

Ans.

Q 14 Ans maximum So, decoder. Der output line For

Q

Wh

An

LORDS Digital Electronics combinational Circuits Circuit Implementation is as shown: conversion is as shown : 79

Binary Code					
B_2	B,	B ₀			
0	0	0	1		
0	0 /	1	1		
0 /	1 /	0	1		
0 /	1 /	1	-		
1	0	0			
10)	1	1		
1 1	10)	1		
1	1 1		1		

G0+G1G0)

Q 8. List two applications of De-Multiplexer.

(PTU, May 2009)

Ans. Two applications of De-Multiplexer are :

- (i) Demultiplexer can be used to implement few combinational circuits such as fullsubtractor, full-adder etc.
 - (ii) Demultiplexer is used in time division multiplexing at the receving end.
 - Q 9. What does the term driver mean in a decoder?

Ans. Mechanical switches are used to drive the seven-segment display. Usually the power for LED segments is provided by an IC. The IC is called as display driver. The display driver is the same IC package as the decoder. Thus, it is commonly known as seven-segment

Q 10. What is Encoder?

Ans. Encoder: Encoder is a combinational circuit which converts 'n' input digital word into an 'm' bit another digital word. The block diagram of encoder is as shown:



We get only one output at any time for a single unique input combination. There are various types of encoders:

- 1. Decimal to BCD encoder.
- 2. Hexadecimal to binary encoder.
- 3. Octal to binary encoder.
- 4. Priority encoder.
- Q 11. What are decoders?

Ans. Decoders: Decoder is a combinational circuit which converts 'm' bits binary word

CGFOJ	Digital	Electronic
		-

com

sub

poi

de

int

Q 7. Design 3 bit Gray Code to binary converter.

Ans. The truth table for 3 bit Gray Code to binary conversion is as shown:

Decimal	Decimal Gray Code			B	nary Co	ode
Equipment	G,	I G.	T Go	B ₂	B ₁	B ₀
0	0	10	10	0	0	0
1	1 0	10	1 1	0	0	1
3	0	1	1	0	1	0
2	0	1	0	0	1	1
6	1	1	0	1 1	0	0
7	1	1	1	1 1	0	1
5	1	0 1	1	1	1	0
4	1	0 1	0	1	1	1

K-Maps:

78

For B2 :

G, G	G,G,	Ğ,G₀	G,G _o	G,G
\widetilde{G}_{2}	0 0	0	0 3	0
G ₂	1	1 5	1 7	1)

For B₁:


G, C	Ğ,Ğ,	Ğ,G,	G,G,	G.Ğ.
\overline{G}_2	0 0	0	1	1
G ₂	1	1) 5	0 7	0

$$B_1 = \overline{G}_2 G_1 + G_2 \overline{G}_1$$

$$B_1 = G_1 \oplus G_2$$

For Bo :

$$\begin{array}{l} \therefore B_0 = \overline{G}_2 \, \overline{G}_1 \, G_0 + \overline{G}_2 \, G_1 \, \overline{G}_0 + \\ G_2 \, \overline{G}_1 \, \overline{G}_0 + G_2 \, G_1 \, G_0 \\ = \overline{G}_2 \big(\overline{G}_1 \, G_0 + G_1 \, \overline{G}_0 \big) + G_2 \big(\overline{G}_1 \, \overline{G}_0 + G_1 \, G_0 \big) \\ = \overline{G}_2 \, \big(G_1 \oplus G_0 \big) + G_2 \, \big(G_1 \odot G_0 \big) \\ = \overline{G}_2 \, \big(G_1 \oplus G_0 \big) + G_2 \, \big(\overline{G}_1 \oplus \overline{G}_0 \big) \\ \therefore B_0 = G_1 \oplus G_0 \oplus G_2. \end{array}$$





1.0	In	puts	Output	
A	В	C	D	P _{odd}
	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0 0 0 0 0 0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

4,7)

Truth table shows the Podd in which if number of 1's are odd the output is '0' and if number of 1's are even output is '1'. Also, when there are all zero's in the input, output is again

AB CD	CD.	C	D	C	D	C	D	
ĀB	1		0		1	1	0	į
ĀB	0	1	1	1	0	1	1	١
AB	1	1	0	1	1	1	0	
AB	0		1		0		1	





LORDS Digital Electronics

+ ABCD + ABCD CD) + AB(CD + CD)


xer. PTU, Dec. 2007) combinational Circuits

O 22. An 8 \times 1 multiplexer has inputs A, B, C connected to the selection inputs S_2 , S_1 , S_2 respectively. The data inputs I_2 through I, are as follows: $I_1 = I_2 = I_7 = 1$, $I_3 = I_5 = 0$, $I_0 = I_4 = D$ and $I_6 = \overline{D}$. (PTU. May 2007)

Ans. The select lines S_{1_2} , S_1 and S_0 are taken as A, B and C respectively.

The implementation table is as shown:

(: $I_0=I_4=D$ and $I_6=\overline{D}$ all others are given '0') Thus, the function f (A, B, C, D) = Σm (1, 2, 6, 7, 8, 9, 10, 12, 15) Implementation using 8:1 MUX is as shown





Q 23. Design a simple BCD to Seven segment decoder. (PTU, May 2005)

Ans. BCD to seven segment decoder: Let us consider it for common cathode display.

Truth table is as shown:

Decimal	I Inputs			Outputs							
	A	В	C	D	a	b	C	d	e	f	9
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1/	11	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0		





combinational Circuits

Its Truth table is given by :

89

Octal Inputs									Bina	ary Out	puts
_	D0	D ₁	D ₂	Da	D ₄	Ds	De	D ₇	B ₂	В,	Bo
	1	0	0	0	0	0	0	0	0	0	0
	0	1	0	0	0	0	0	0	0	0	1
	0	0	1	0	0	0	0	0	0	1	0
	0	0	0	1	0	0	0	0	0	1	1
	0	0	0	0	1	0	0	0	1	0	0
	0	0	0	0	0	1.	0	0	1	0	1
	0	0	0	0	0	0	1	0	1	1	0
	0	0	0	0	0	0	0	1	1	1	- 1


From truth table it is clear that the logical expression will be .

$$B_0 = D_1 + D_3 + D_5 + D_7$$

$$B_1 = D_2 + D_3 + D_6 + D_7$$

$$B_2 = D_4 + D_5 + D_6 + D_7$$

Its circuit diagram is as shown:



Bout = ABB . Bm + AB

input from given are of the many

ding. These are

U, Dec. 2008) nes i.e. from


Q 27. What is a Multiplexer Tree? Why is it needed? Draw the block diagram of a 32:1 Multiplexer Tree and explain, how is input directed to the output in this system.


(PTU, Dec. 2014; May 2013, 2008)

Ans. Multiplexer tree make use of multiplexer in cascading by two or more multiplexers with less number of inputs.

It is needed because more number of inputs in a multiplexer can be obtained by using cascading of multiplexers with less number of inputs.

Let us take the example of 32 : 1 multiplexer thee using 16 : 1 multiplexer and 2 : 1 multiplexer.






Put binary outputs for \mathcal{B}_1 and \mathcal{B}_0 in 2-variable K-maps, we get


B, = G,

G,


 $B_0 = \overline{G}_1 G_0 + G_1 \overline{G}_0$ $B_0 = G_0 \oplus G_1$

So the circuit will be .






Q 30. Draw the gate implementation of the simple fixed Boolean function : F(A, B, C) = A'C + A'B + AB'C + BC using AND and OR gates. (PTU, May 2006) Ans. F(A, B, C, D) = A'C + A'B + AB'C + BC.





Q 31. List two applications of multiplexer. Ans. Applications of multiplexers:

(PTU, May 2015; Dec. 2009)

Multiplexers are used in telephone exchanges for time division multiplexing.







Q 34. Explain with block diagram what is 8 to 1 MUX. (PTU, Dec. 2013, 2010) Ans. 8:1 Multiplexer (or) 8 input MUX (or) 8:1 MUX.

Formula used is $2^m = M$, where n = number of select lines and M = number of inputs,

here, M = 8

23 = 8 Thus, n = 3

It has 8 input lines and 3 select lines. The functional diagram of 8:1 MUX is as shown:

D, -D, -Y (Outputs) 8:1 MUX Inputs Ds -D. -

The truth table of 8: 1 MUX is as shown


	Select Ir	put	Output
S	2 S ₁	So	Y
0	0	0	D ₀
0	0	1	D ₁
0	1	0	
0	1	11	D _o
1 1	0	0	D ₂ D ₃ D ₄
1 1	0	1 1	D ₅
1 1	11	0	
1	111	.	D ₆
		1	0

Its logical SOP function is similar to 2: 1 and 4: 1 and is given by
$$Y = \overline{S_2} \overline{S_1} \overline{S_0} D_0 + \overline{S_2} \overline{S_1} S_0 D_1 + \overline{S_2} S_1 \overline{S_0} D_2 + \overline{S_2} S_1 S_0 D_3 + S_2 \overline{S_1} \overline{S_0} D_4 + S_2 \overline{S_1} S_0 D_5$$

$$+ S_2 S_1 \overline{S_0} D_6 + S_2 S_1 S_0 D_7$$

combination Imple

three o




> 'ma mul sele For sele inp


> > It is day

	1	In	puts		0	utput
1	A	B	C	10) 1	even
Ī	0	0 0 0 0	0	0		0
1	0 /	0	0	1	1	1
- 1	0	0 /	1	0		1
-	0 /	0	1	0	1	0
1	0	1	0	0		1
	00000	1	0	1	1	0
1 9	7	1	1	0	1	0
10		1	1	1	1 1	
1	000	0	0	0	1	
1 1	10)	0	1	0	
1 1	1 0	1	1 /	0	0	
1 1	10			1	1	
1 1	1	00		0 1	0	
1 1 1	1	10	1	1 1	-	200
1 1	1	1 1		0	1	
1	1	1 1	1	.	1	
			100	100	0	THE RESERVE

The K-map for Peven is as shown

AB	CD	D		D	CE)	Ci	5
ĀĒ			1		0	1	1	7
ĀB	1		0	1	1	1	0	1
AB	0		1	T	0	t	1	1
AB	1		0		1		0	





LORDS Digital Electronics ated subtraction.

(PTU, Dec. 2011) by computer method of MQ (multiplier/quotient) ed. For remainder lenand for 4-bit divisor D.

the quotient will be

the quotient will be nnot be completed. nifted out is stored

MQ register and

egister and MQ

e. MQ register nainder in left-


May 2012)

cimal valent

Q 42. Design a full adder circuit using NAND gates only.

Ans. Full adder circuit using NAND gates only is as shown:

(PTU, May 2013)



Q 43. Write a note on the following:

(a) Canonical POS (b) Magnitude comparator (c) Excess-3 code. (PTU, Dec. 2014; May 2013)

Ans. (a) Canonical POS:

Let Y = AB + C is an expression in SOP form than,

 $Y = \left(AB\overline{C} + ABC + \overline{ABC} + \overline{ABC} + \overline{ABC} + ABC\right) \text{ is a standard SOP form which is formed by taking}$

 $Y = AB \left(\overline{C} + C \right) + \left(\overline{A} + A \right) \left(\overline{B} + B \right) \text{ for conversion.}$

Here, AB \overline{C} , ABC, \overline{A} \overline{B} C, \overline{A} BC, A \overline{B} C are minterms.


So, Y = $\overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC}$ is also called as Minterms form.


To convert in canonical form, we take standard SOP or Minterms form. In the equation


Y = $\overline{ABC} + \overline{ABC} + \overline{\overline{ABC}} + \overline{\overline{ABC}} + \overline{\overline{ABC}} + \overline{\overline{ABC}} + \overline{\overline{ABC}}$, there are three variables in each term. So, there are $2^3 = 8$ combinations as shown in table.


Decimal	B ₂	B ₁	B ₀	A	В	С	Function Y	Decimal
0	0	0	0	Ā	B	c	0	
1	0	0	1	Ā	B	C	1-	-1
2	0	1	0	Ā	В	c	0	
3	0	1	1	Ā	В	C.	1-	→ 3
4 *	1	0	0	A	B	c	0	1000
5	1	0	1	A	B	C	1-	5
- 6	1	1	0	A	В	c	1-	1 6
7	1	1	1	A	В	C	1 1 -	7

Therefore, $Y = \Sigma m (1, 3, 5, 6, 7)$ Which is a canonical or standard form.









LORDS Digital Electronics

(b) Megnitude comparator: Comparator compares two binary numbers. Lets take an example of magnitude comparator for comparison of single bit binary numbers. Suppose an example of magnitude comparator for comparison of single bit binary numbers. Suppose an example of magnitude comparator for comparison of single bit binary numbers. Suppose an example of magnitude comparator for comparison of single bit binary numbers. Suppose an example of suppose single bit binary numbers. Suppose an example of suppose single bit binary numbers. The functional block diagram of single bit magnitude comparator is as shown

In	puts		Outputs A = B	A > B
A	B	A < B	1	0
0	101	0	0	. 0
0	1 1	1	0	1
1	0	0	1	0

K-map for A < B ⇒


K-map for $A = B \Rightarrow$

K-map for A > B ⇒

: For A < B output is AB

: A = B output is $\overline{A}\overline{B} + AB = A \otimes B$: For A > B output is AB

The circuit diagram for single bit or one bit comparator is as shown



(c) Excess-3 code: This is obtain by addition of three i.e., (0011)₂ to the BCD. Excess-3 code is related to BCD 8421 code because of its binary coded decimal nature i.e., the group of four bits in an excess-3 code is equal to a specific decimal digit. Example: Obtain Excess-3 code of (6)10

Solution, Convert

(6)₁₀ to BCD (6)₁₀ → (0110)_{BCD}


rec

Exa Sol

code is

excess-

8-way



CGFOL	Digital	Electronics

Q 51. Design and implement a 4 bit binary to gray convertor. (PTU, May 2018)

Ans. Truth table is as shown:

	Manny and Manny and				_	_		Cire	ly cour		_
1	Decimal	T	- 1	Binary	Cod	0	10	3 G		G	0
- 1	Equivalen	1	B ₃	B ₂	B	B	0	2	0	0	
1	0	1	0	0	0	1 0	10		0	1	-1
-	1	1 0)	0	0	0	10	0	1	1	-1
1	2	10		0	!	1	10	0	1	0	-1
-	3	1 0	1 9	1	2 1	0	10	1	1	0	- 1
1	4	0	1:	1	0 1	1	10	1	1	1	-1
1	5	0	1 1	1	1	0	10	1 1	0	1	1
1	7	0	1 1	1 1		1	10	1	0	0	1
1	8	1	10	10		0	1 1	1 1	0	10	1
	9	1	10	10	1	1	1	1 1	0	1 1	1
	10	1	0	1	1	0	1	1 1	1	1	1
	11	1	0	1 1	1	1	1	1 1	1	10	П
	12	1 /	1	0	1	0 1	1	0	1	0	1
- 3	13	1	1	0	1	1	1	0	1	1	П
	4	1	1	1	1	0	1	0	0		
1	5	1	1	1.	1	1	1	0	0	1	
					1		133.53	0 1	0 1	()	

K-maps for G₃

B ₃ B ₂ 0 B ₃ B ₂ 1	0 0	0,	0,
	.0	0	0
B.B. /	64 5	7	0 0
112	1 13	1,,	1]
8382 1 8	1 0	1,1	1.

 $G_3 = B_3$ K-maps for G1

B ₃ B ₂ 8,	B, 5,	R.a			
图3图2	0	0	1 1	B, B,	
8,8,	14	1	0,	0 6	
8,8,	0	1/3	0,15	0,14	

 $G_1 = \overline{B}_1 B_2 + B_1 \overline{B}_2 = B_1 \oplus B_2$

K-maps for G.

upo to	42			
,B,	B _n			
B3B2	B,B	B,Bn	B.B.	R.A.
$\overline{\mathbb{B}}_3\overline{\mathbb{B}}_2$	0	0	0	0
T 0	0	1	3	U 2
B ₃ B ₂	1	1	1	1
B ₃ B ₂	0	_		-6
	12	0 13	0,5	0.
B3B2	1.	1	4	14
L	- 61	-0	-14	70

 $\label{eq:G2} \begin{picture}(20,10) \put(0,0){\line(0,0){100}} \put(0,$

B3B2 8	B ₀	B,Bn	B.R.	7.0
百3百2	0 0	1	0	1
B ₃ B ₂	0 4	1	0	1
B3B2	0,12	1	0	1 5
B ₃ B ₂	0 8	1	0	111

 $\therefore B_0 = \widetilde{B_1}B_0 + B_1\widetilde{B_0} = B_1 \oplus B_0$

Combination

Q 5 Ans DMI

1. It ha

2. It is 3. OR


4. IC n


Q 5 Ans

Q 5 checker. Ans

In

LORDS Digital Electronics only. (PTU, Dec. 2014) combinational Circuits means 2nd line of each multiplexer i.e., 9th and 10th will be at the output. But 9th MUX is enabled and means 2nd inter or each immuniverset i.e., sin and 10th will be at the output. But sin MUX is enabled and 10th is disabled. Also $S_7S_0=01$, which means 2nd line of each MUX i.e., MUX 1to MUX 8 will be 10th is discurred. Also $S_1 S_0 = S_1$, which means 2nd line of each MUX i.e., MUX 1to MUX 8 will be enabled. Thus, D_1 , D_5 , D_9 and D_{13} will be at the input of MUX 9. Also, 2nd line of MUX 9 i.e. b' will be enabled. I nus, D₁, D₅, D₆ and D₁₃ will be at the input of MUX 9. Also, 2nd line of MUX 9 i.e. b' wal be at the output of MUX 9. 2nd line is from MUX 2 i.e. D₅. Thus, D₅ will be the output of MUX 9, further Q 48. How many select lines are required for 10 to 1 MUX ? .* (PTU, Dec. 2016) Ans. For 10 to 1 MUX the select lines required can be calculated by using 2° = M formula. Where 'n' are the number of select lines used and 'M' are the data input lines. in its working. (PTU, May 2016) $2^4 > 10$ and for n = 3, we have $2^3 < 10$ Thus, 4 select lines are required. Q 49. Explain the working of carry look ahead adder. Ans. 3-bit look ahead adder: The 3 bit look ahead carry adder speeds up the process by eliminating ripple carry delay. It examines all the input bits simultaneously and generates carry-in-bits for all stages simultaneously. It is done with two additional functions carry generate The carry generate function indicates as to when a carry-out would be generated by full-adder. A carry-out is generated only when both the inputs bits are 1. This condition is expressed as the AND function of the two bits A and B. Carry generate (CG) = A . B Carry propagate (GP) = A ⊕ B S=A⊕B⊕C. and carry out Cout = CG + Cp - Cin The other expressions are : Coutt = CGo + CPo. Cin 0 Cout1 = CG1 + CP1. Cio 1 = CG1 + CP1. Cout 0 = CG₁ + CP₁ (CP₀ , C_{in0} + CG₀) = CG1 + CP1 . CG0 + CP1. CP0. Cm 0 Similarly, $C_{out2} = CG_2 + CP_2$, $CG_1 + CP_2$, CP_1 , $CG_0 + CP_2$, CP_1 , CP_0 , C_{in} , 0O 60 Calculate the number of select lines in 16 to 1 multiplexer ? (PTU, May 2017) and lines in 16 to 1 multiplexer is given by 2° = M, where n = no. of total input lines. res will be used for the multiplexer having '4' select lines.






Digital Electronics s and changes ular instant of vided. U, May 2016) of a counter

lay 2018)

sequential Circuits.

a 9. Draw the general block diagram of multivibrator.

113




 F_1 and F_2 are the options for the connections of passive components according to the type of multivibrator to design.

For example :

- (a) Astable Multivibrator: F₁ = C₁ and F₂ = C₂.
 (b) Monostable Multivibrator: F₁ = C and F₂ = R.
 (c) Bistable Multivibrator: F₁ = F₂ = Parallel combination of R and C of different values.

Q 10. For the given state diagram, draw the state reduction diagram. State Diagram :




Ans. State table is as shown:

Next	States	Ou	tput
X = 0	X = 1	X = 0	X = 1
а	ь	0	0
C	b	0	1
а	d	0	0
b	a	0	1
	X = 0	a b	X=0 X=1 X=0 a b 0

(PTU, May 2018)

Implementation :



Q 3. Give applications of JK flip-flops.

Ans. 1. J-K flip-flops are used in shift registers.

2. J-K flip-flops are used in counters.

Q 4. Give difference between latch and flip-flop.

Latch -	Flip-flops
Latch has an enable input.	Flip-flops has a clock signal.
As long as enable input is active, the latch output will keep changing according to input.	Flip-flop samples its inputs and changes its outputs only at a particular instant of time i.e. when clock is provided.

Q 5. How race around condition can be eliminated? (PTU, May 2016)

Ans. Race around condition can be eliminated in JK latch by two ways :

- 1. Using the edge triggered J-K flip-flop.
- 2. Using the master slave J-K flip-flop.

Q 6. What is a Glitch?

Ans. Glitch is a short duration pulse or spike that appears in the outputs of a counter with MOD number <2n.

Q 7. How many flip-flops are required to count 16 clock pulses? Why? Ans. To count 'n' clock pulses 'm' flip-flops are required, where,

Thus, for 16 clock pulses to count, 4 flip-flops are required as $2^4 = 16$. Q 8. Write applications of shift registers.

Ans. 1. It is used for temporary storage of data. 2. It is used as parallel to serial converter.

3. It can be used as a ring counter.

4. It can be used for the multiplication and division arithmetics. 5. It is used as a serial to parallel converter. 6. It can be used as a delay line.

7. It can be used as a Johnson counter or twisted ring counter.

type

ondition, which is common

mation. s shift registers.

r right to left. rection shift register in rallel form.

s i.e. output of 1st flip

common to all the

before returning to

shot multivibrator. multivibrator.


e of flip-flops.

e of the flip-flops

TU, May 2016)

Sequential Circuits

T flip-flop is known as Toggle flip-flop



-	T	CLK	Q _{n+1}
	0	1	No change
	1	+	Toggle

When, T = 1 both NAND Gates 1 and 2 gets high

111

A T flip-flop is designed by combining both the inputs of Gate 1 and 2 together. Thus, when J=K=0, Q have same previous state i.e. hold state or no change state. When J=K=01, Q have toggle state i.e. invert the previous state.

Q 2. Convert SR flip-flop to T flip-flop.

Ans. Firstly write the truth table for SR to T flip-flop as shown:

	lt lt	nputs	Out	puts
T	Present State Q _n	Next State Q _{n+1}	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

K maps for S & R are:

For S:

$$\begin{array}{c|cccc} T & Q_n & \overline{Q}_n & Q_n \\ \hline \overline{T} & 0 & X \\ T & 1 & 0 \\ \end{array}$$

For R:

70	Q _n	Q _n
Ŧ	X	0
Т	0	1

sequ

.. Time taken to load serially the eight bit will be given by

=
$$n \times \frac{1}{I_{CLK}}$$

= $8 \times \frac{1}{2 \times 10^6} = 4 \times 10^{-6} = 4 \mu \text{sec.}$

(PTU, Dec. 2006)

Ans. Flip-flop: Flip-flop is a sequential circuit which is used to store single bit of Ans. Flip-flop: Flip-flop is a sequential circum that two stable output states. It can stay in information at a time i.e. either '1' or '0' at a time. It has two stable output states. It can stay in any one of the two stable states unless state is changed by applying external inputs. Thus, it acts as a basic memory element for storage of data in binary form.

There are various types of flip-flops :

- 1. S-R flip flop
- 2. J-K flip-flop
- 3. D-type flip flop
- 4. T-type flip-flop

Q 18. Explain about multivibrator.

(PTU, Dec. 2006; May 2006)

Ans. Multivibrators: Most of the digital circuits or systems need some kind of a timing waveform for example, all clocked sequential system required a source of trigger pulses. A timing circuit which produces a rectangular waveforms are referred to as multivibrators. There are different types of multivibrators such as : 1. Astable Multivibrator

- 2. Monostable Multivibrator
- 3. Bistable Multivibrator.

(PTU, Dec. 2017, 2012; May 2012, 2006)

Q 19. What is shift register? Ans. Shift register: A register is capable of shifting its binary information either from right to left or left to right is known as shift register. It consists of flip-flops connected in cascade. All flip-flops receive a common clock pulse which causes the shift from one stage to It is of four basis types:

- 1. Serial in serial out register
- 2. Serial in parallel out register
- 3. Parallel in serial out register
- 4. Parallel in parallel out register.

Bi-directional shift register and Universal shift registers are also used for different

Q 20. Give the logic diagram and characteristic table of clocked D flip-flop.

-Ans. Clocked D Flip-flop :

(PTU, Dec. 2016, 2005)

output	(Y)	
	X = 1	-
	0	-
	1	
	1	

(PTU, May 2009) self-starting type. So, into a valid state after

(PTU, May 2009) so that the output will It is as shown in fig.

or clear inputs output Q will look sequential Circuits

Q 13. A presettable counter has eight flip-flops. If the preset number is 125, what is the modulus? 28 = 256 (PTU, Dec. 2007)

256 - 125 = 131 Thus, MOD - 131.

Q 14. Differentiate between synchronous and asynchronous counters. (PTU, May 2015, 2014, 2011, 2010; Dec. 2017,

_	Synchronous Counters	Asynchronous Counters
2.	Simultaneous clock signal is given to all the flip-flops connected in synchronous counters. Speed is fast as no clock delay is provided to flip-flops.	Clock is provided to first flip-flop and the output of first flip-flop acts as clock to the second flip-flop and so on. Speed is slow as compared to synchronous counters as clock signal is delayed for other flip-flops except the
3.	Circuit is complex.	first one. 3. Circuit is simple.
4.	Cost is more as additional circuitry is required.	Cost is less as compared to synchronous counters.

Q 15. Differentiate between sequential and combination circuits. (PTU, May 2018, 2013, 2012, 2011, 2007; Dec. 2017, 2014, 2010)

Ans.

Combinational Circuits	į
------------------------	---

- 1. Output depends only on the past values of input.
- 2. Feedback path is not used in 2. Feedback path is used for sequential combinational circuits.
- 3. Memory element is not present.
- 4. Clock is not used in combinational circuits."
- 5. Circuit is simple.
- 6. Examples of combinational circuits are: Adders, subtractors, code converters, comparators, multiplexer, demultiplexer, decoder, encoder, etc.

Sequential Circuits


- Output depends on the present and past values of input.
- 3. Memory element is present.
- 4. Clock is used in sequential circuits.
- 5. Circuit is complex.
- 6. Examples of sequential circuits are : Flip-flops, counters, registers etc.

Q 16. The clock frequency is 2MHz. How long will it take to serial load the eight (PTU, May 2007) bit shift register?

Ans.

f_{CLK} = 2MHz n = 8

	ed state diagram :	Outp	$ut (Y) \\ X = 1$
	Next States X = 1	X = 0	0
Present	X = 0	0	1
0	a . p	0	1
b	b a		



Q 11. What do you mean by self starting type counter?


(PTU, May 2009)

Ans. Whenever there is no problem of lock out then the counter is self-starting type. So. if any time the counter goes into an invalid state, it comes out and goes into a valid state after application of one clock pulse.

Q 12. Why is gated D latch called transparent latch?

(PTU, May 2009)

Ans. The edge triggered D flip-flop uses an edge-detector circuits so that the output will respond to D input only when the active transition of clock takes place. It is as shown in fig.



From fig. when enable is '1', the D input will given a '0' at either the set or clear inputs of NAND latch. Thus, Q becomes same as D. Thus, when enable is '1' the output Q will look exactly like D. Hence, the D latch is said to be transparent latch.


I Electronics e Boolean May 2005) 2005) states by the op.

sequential Circuits

Q 26. Draw the circuit diagram of a mod-5 counter and convert it into decade counter.

(PTU, May 2015; Dec. 2013, 2007)

Ans. IC 7490 as decade counter is used. It is as shown:



The ${\bf Q_A}$ output is externally connected to input B. It acts as clock input to mod-5 ripple counter. Following table shows the MOD-10 configuration using MOD-2 and MOD-5 counters:

MOD-5 counter outputs		Maria Contraction of the Contrac		Clock	Count	
QD	Qc	QB	QA		QD QC QB QA	
0	0	0	6	0	0	
0	0	0	1	1↓	1	
0	0	1	0	2↓	2	
0	0	1	1	31	3	
0	1	0	0	41	4	
	1	0	1	5↓	5	
0		1	0	64	6	
0	1		1	7↓	7	
0	1	1		8↓	8	
1	0	0	0		6	
1	0	0	1	91		


MOD-5 counter outputs

FFA toggles with clock edge

After 1001 if reset to 0000.

Q 22. Describe the advantages of using PLA over ROM for realizing some Boolean (PTU, May 2)

Ans. Clocked D-flip-flop :



Characteristic Table :

CLK	D	Qn	
1.	0	0	
+ 1	1	1	

Q 23. What is the role of Binary Counter?

(PTU, May 2005)


Ans. Binary counter counts the clock pulses or number of events. The number of states in a binary counter are given by 2^n . Thus, for 3 bits $2^3 = 8$, eight states are counted by the

Ripple counters are examples of binary counter i.e. up-down ripple counter.

Q 24. Give the logic diagram and characteristic table of a clocked RS flip-flop. (PTU, Dec. 2004)

Ans. Clocked RS Flip Flop :

Characteristic Table



R	S	Q _{n+1}
0	0	No change
0	1	1 i.e. Set
1	0	0 i.e. Reset
1	1	Indeterminate

Q 25. What is the role of BCD counter?

Ans. A BCD counter is a binary coded decimal counter. It counts in binary coded decimal

i.e. from 0000 to 1001 and then back to 0000. It is similar to decade counter. BCD counter can be cascaded to form a counter for decimal numbers of any length.

Q 26.

counter. Ans. IC

> The counter.

Digital Electronics

U, Dec. 2006) single bit of It can stay in puts. Thus, it

May 2006) of a timing pulses. A ors. There


2, 2006) her from poted in stage to

ferent

1005)

sequential Circuits

117



Differentiator is used in clock circuit. For positive edge triggered clock

Clock Input	D Input	Q _{n+1} Output
1	0	0
1	1	1

Thus, Q_{n+1} follows the input D.

Q 21. What is the role of Binary ripple counter?

(PTU, Dec. 2005)

Ans. Ripple counter is also known as asynchronous counter. It is used to count clock pulses. Ripple counter may be up and down. The role of up ripple counter is to count from 0 to n. Where, 'n' is a binary number of m bits (m = 0, 1, 2, n).

For example for 2 bit binary ripple up counter the table is as shown :

	Binary	Counting
	0 0	0
UP	0 1	1
or	1 0	2
	11	3

With each passage of clock pulse the counter counts up as clear from table. Similarly, for down counter 2 bit we get :

1	Binary	Counting
	1 1	3
nwo	1 0	2
JUWIII	0 1	1
	0 0	0


2. Negative Edge-Triggered flip-flops : In negative edge triggered flip-flops the clock samples the input lines at the negative edge or falling edge of the clock-pulse. A negative edge-triggered flip-flop is as shown in fig. in which a small circle in the clock

edicales regative edge triggering. Negative edge trigger AS tip top

Q 30. Design a 4 bit ring counter with 4 bit shift register.

(PTU, May 2016; Dec. 2012, 2005)

Ans. 16-bit ring counter with 4-bit shift register.



Initially all the flip-flops are clear.

Thus, FFD, FFC, FFB will be reset or clear but FFA will be preset. Hence, the output of shift register is in the sequence of :

FFD, FFC, FFB and FFA

i.e.
$$Q_D Q_C Q_B Q_A = 0001$$

Negative edge triggered clock is used simultaneously for all the flip-flops.

Case I. Ist negative going clock edge :

Flip flop B will set because, QA = QB = 1

and flip flop A will reset because, $Q_A = Q_C = 0$.

$$Q_D Q_C Q_B Q_A = 0010$$

Case II. 2nd negative going clock edge :

Flip flop C will be set because, $Q_C = Q_B = 1$

Also, flip-flop B will reset as $Q_B = Q_A = 0$.

Similarly, third and fourth clock outputs are :

Case III. Q_D Q_C Q_B Q_A = 1000

So, it works as a ring counter.

sequi

Olgital Elector PTU, May 200



nd received in store 1010 in

ciled at serial F3 Le output


ns L = Dand 10 Q1 = Q0 =

 $Q_1 = 1$ and

Sequential Circuits

Q 28. Explain about 0 flig-flog.

Ans. D-Flip-flop: The functional block diagram and internal structure of 0 fip-flop is as shown :



The D flip-flop has only one input or synchronous control input. Its truth table is as shown:

Inp	uts	Output
D	CLK	Q
0	1	0
1	1	1

The output Q will go to same state that is present on the D input.

If D=0, with the passage of clock, Q goes to 0 and if D=1, the output Q goes to 1 with the passage of clock pulse.

The SR and JK flip-flop can be easily converted to D flip-flop by simple addition of inverter as shown in circuit diagram.


Q 29. Explain Edge triggered flip flog.

(PTU, May 2006)


Ans. Edge Triggered Flip-Flop: The flip-flop state is switched by a small change in the input signal. This change is called a trigger and the transition it causes is said to trigger the flip-flop.


Edge triggered flip-flops are triggered by :


1. Positive edge triggered flip-flops : In positive edge triggered flip-flops the cock pulse samples the input line at the positive edge or rising edge of the clock pulse.



A positive edge triggered tilp-tiop symbolic representation is as shown :







Seguential Circuits
For output Y : 125

Q 33. What is the basic difference between a counter and a shift register?

Ans. (PTU, May 2009)

Counter	
(i) Counter counts the clock pulses.	Shift Register
(ii) Types of counters are: Asynchronous, synchronous, decade, MOD-N, Johnson, ring etc.	
iii) It uses T-flip-flop, J-K flip-flop. v) These are used in banks, railway station etc.	universal etc. (iii) It uses D-flip flop. (iv) There are used in memories like RAN ROM, etc.

Q 34. Explain the difference in operation of a monostable and astable multivibrator.


Ans. Astable multivibrator is a free running multivibrator where as monostable multivibrator is a one shot circuit. Astable generates the square wave form where as monostable is used to generate a gated pulse, whose width can be controlled.

Astable multivibrator has two quasistable states and it does not require any triggering in case of monostable multivibrator external triggering is required with a pulse of desired duration. It has one stable state and the other as quasi-stable state.

The frequency of astable multivibrator is given by :

$$1 = \frac{1}{T} = \frac{1}{138R}$$

where as, the frequency of monostable multivibrator is given by



ruit excitation table is as shown :

	The circuit excellent Next state					FF Inputs		Output
r	Present State		Input			D _A D _B		Y
+	A	B	X	X A _{n+1} B _{n+1}	D _A	0	0	
1	.0	0	0	0	0	0	1	0
1	0	0	1	0	1	1	1	1
1	0	1	0	1	0	1	0	1
1	0	1	0 1	1	0	1	0	1
	1	0	1	0	0	0	0	0
	1	1	0	1	1	1	1	0
	1	1	1	0	0	0	0	0

K-maps are as shown : 1. For D_A :

1	BX	ĒΧ	BX	ΒX
Ā	0	0	1	1
AT	1)	0	0	(1

$$\therefore D_A = \overline{A}B + A\overline{X}$$

2. For D_B :


ABX	BX	ВX	BX	вΣ
Ā	0	1	0	1
A	0	0	0	1

$$\therefore D_B = \overline{A}\overline{B}X + B\overline{X}$$

3. For Y

AB	· ĒĪ	ĒΧ	BX	ΒX	
Ā	0	0	1	1	
A	1	0	0	0	

$$\therefore Y = A\overline{B}\overline{X} + \overline{A}B$$



Sequential Circuits For output

Q 33. Wh


Ans.


	Counter
(i)	Counter


- (ii) Types of synchro Johnson
- (iii) It uses
- (iv) These station

Q 34. E

Ans. multivibrator is used to g Astab In case of duration. It The







126

(PTU, Dec. 2011)


Q 35. What are synchronous counters? Q 35. What are synchronous counters in which each flip-flop is provided same Ans. Synchronous counters are those counters are triggered at the same clock pulse. Thus all the flip-flops used in synchronous counters are triggered at the same

Q 36. Explain the working of master slave JK flip-flop.

(PTU, May 2015; Dec. 2009, 2008)

Ans. Master slave JK flip-flop : The master slave flip-flop may be designed using R. S, D and JK flip-flops. Following figure shows the functional block diagram of master slave Jk


In figure m is used for Master and S is used for Slave



Working:


Case 1: When positive clock pulse goes on, leading edge is applied, the CLK_m is 1 and $CLK_{\rm g}$ is 0, then data transferred to $Q_{\rm m}$ is held upto CLK=1.

Case 2: When the clock pulse goes negative, trailing edge is applied, the $CLK_m = 0$ and $CLK_s = 1$, then Q_m and \overline{Q}_m will be transferred to $Q = \overline{Q}$ and at that duration the inputs at Jand K should not change. This is overcome by the use of data lockout.



internal structures of master slave J-K flip-flop.

Sequential Circuits Truth table





PR 0


Q 37. De Ans. MC asynchronous counter.

For MOD If the co largest number form.

The MO 6-1=5. So, the Thus, 3







trait

For stable table : Present state AB = 00

⇒ Next state with XY = 00

1. $J_A = BX + \overline{B}\overline{Y}$ and $K_A = \overline{B}X\overline{Y}$ $J_A = 0 + 1 = 1$ and $K_A = 1.0.1 = 0$

Output :

 $Z = AXY + B\overline{X}\overline{Y}$

 $= 0.0.0 + 0.\overline{0}.\overline{0}$

: Z = 0

2. $J_B = \overline{A}X = 1.0$ and $K_B = A + X\overline{Y}$

.. $J_{\rm B}$ = 0 and $K_{\rm B}$ = 0 + (0.1) = 0 Thus, $A_{\rm n+1}$ = 1 as FFA is set and $B_{\rm n+1}$ = 0 as there is no change in the FFB status. Therefore, next state = 10 and output Z = 0.

⇒ Next state with XY = 01

 $J_A = 0$, $K_A = 0$: $A_{n+1} = A = 0$ output Z = 0

 $J_B = 0$, $K_B = 0$: $B_{n+1} = B = 0$: Next state = 00.

⇒ Next state with XY = 10

 $J_A = 1$, $K_A = 1$ $\therefore A_{n+1} = \overline{A} = 1$

output $Z = AXY + B\overline{X}\overline{Y}$

 $J_B = 1$, $K_B = 1$ $\therefore B_{n+1} = \overline{B} = 1$

 $= (0.1.0) + (0.\overline{1.0})$

: Z = 0

: Next state = 11.

Next state with XY = 11

 $J_A = 0, K_A = 0$:: $A_{n+1} = A = 0$

output $Z = AXY + B\overline{X}\overline{Y}$

 $J_{B} = 1, K_{B} = 0$ ∴ B_{n+1} = 1


 $= (0.1.1) + (0.\overline{1}.\overline{1})$


: Next state = 01.

: Z=0

Thus, the state table is given as :

A B	te YV or	Next state/(Output Z	_
0 0	XY = 00 10/0	XY = 01	XY = 10	XY = 11
1 0	01/1	01/1	11/0	01/0
1 1	10/0	10/0	00/0	11/0






Sequential Circuits

Q 47. What is a ring counter?

Ans. Ring counter is the counter in which output of fast stage is feedback to input of first



The truth table is as shown

	Q,	Q ₂	Q ₃	CLK Pulse
Reference	1	0	0	
State	0	1	0	1
	0	0	1	2
	1	0	0	3

Q 48. What is significance of figure of merit of flip flops? (PTU, May 2010) Ans. The minimum clock period at which a circuit can work depends upon the clock to Q delay and setup time of flip-flop. The figure of merit for a flip-flop is the sum of clock to delay of flip-flop and setup line i.e. TCP + TSU.

Q 49. Convert a D flip flop into a T flip flop.

(PTU, May 2010)

Ans. Conversion of 'D' flip-flop to 'T' flip-flop : The truth table for D to T flip-flop is given by

	Inputs		
T	Present State Q _n	Next State Q _{n+1}	D
0	0	0	0
1	0	1	1
1	1	0	0
0	1	1	1

K-map for D is as shown:

$$\begin{array}{c|cccc} & Q_n & \overline{Q}_n & Q_n \\ \hline T & 0 & 1 \\ \hline T & \overline{\textcircled{1}} & 0 \\ \end{array}$$

$$D = T \overline{Q}_n + \overline{T} Q_n$$
$$= T \oplus Q_n$$

r simultaneously data is is parallel input data will e same data as applied

Ister. (PTU, Dec. 2013)

ollected in parallel form

p. Thus data will be at Il be 0101 then output




(PTU, Dec. 2009) atever we provide

K-map :

XX	YX	ΫX	YX	YX
Z	X	X,	0 3	1 2
	X	-	×	1 6

 $\therefore \, \mathsf{B}_{\mathsf{out}} = \overline{\mathsf{\chi}}$

The logic diagram is as shown:



Q 45. Explain the working of parallel-in-parallel-out shift register. (PTU, Dec. 2013)

Ans. It is in short known as PIPO shift register. In this register simultaneously data is entered from parallel inputs and with the application of clock pulse this parallel input data will be at the output of corresponding flip-flop.


For PIPO shift register D-flip flop is used because it will store the same data as applied at the input.

Whenever clock pulse is given the input data is stored will be collected in parallel form simultaneously as shown in fig.

In fig. A, B, C, D connected to the input data pin of each D flip-flop. Thus data will be at D_A D_B D_C D_D parallel data output line will be $Q_AQ_BQ_CQ_D$. So if input will be 0101 then output will be

$$Q_AQ_BQ_CQ_D = 0101$$





Parallel Outp

Q 46. Which flip flop is preferred for data transfer? (PTU, Dec. 2009)
Ans. D flip-flop is preferred for data transfer. Because in D flip-flop whatever we provide a input will be stored in the flip-flop with the passage of clock.

Sequential Circuits

Q 47. What is a Ans. Ring coun stage. It is as shown

CLK -

The truth table

Reference State

Q 48. What Ans. The m Q delay and setur of flip-flop and se

> Q 49. Conv Ans. Conv The truth t

K-map fo




Fig. 2 shows the general diagram of multivibrator from which all multivibrators can

As stable multivibrator uses two capacitors in each feedback loop i.e. $F_1 = C_1$ and

 $F_2 = C_2$. It is as shown in fig. 3.




Fig. 3. Astable Multivibrator

Working : Let us assume T_1 is ON and T_2 is OFF i.e. T_1 is in saturation state and cross coupled to T_2 . If Q=1, then $\overline{Q}=0$ it remains same untill triggered externally by pulse at S or R.

To change the states provide negative pulse to R and positive pulse to S. Then Q becomes '0' and $\overline{Q} = 1$, as T_1 will be OFF and T_2 will be ON.

Q 53. How many pulses are needed to change the contents of a 8 bit up-counter from 10101100 to 00100111? (PTU, Dec. 2011)

Ans.
$$(10101100)_2 = (172)_{10}$$

$$(00100111)_2 = (39)_{10}$$

Also, $(111111111)_2 = (255)_{10}$

Number of pulses to change the contents of a 8 bit up counter from (10101100) to (00100111) can be calculated by taken 1's complement of larger number and add it to smaller

: (10101100) ← larger number

"(01010011) ← 1's complement of larger number

+ (00100111)

(01111010)2

 $(01111010)_2 = (122)_{10}$

Thus, 122 pulses are required to change the contents of a 8-bit up-counter for given

sequential Cin Q 54. flops and e Ans.

It is as

Clock -


Clea Initia Thus shift regist


> i.e. Neg Cas Flip


and

Ca Flip Als

Si Ca Ca









LORDS Digital Electronics

142

Q 55. What is race around condition? How it is avoided in Master Slave Flip (PTU, May 2014, 2013, 2012, 2011; Dec. 2017, 2016, 2014, 2010) Ans. Race Around Condition : Race around condition occurs in J-K latch, when J = K = 1 i.e., when the J-K latch is in toggle state. Latches are controlled by enable (EN) signal and are level triggered. Following fig. shows the J-K latch circuit with logic symbol.






Logic symbol

Internal structure J-K flip-flop

This J-K latch circuit is not practical. The output is feedback to input and thus change in output results in input change: During positive half cycle of clock pulse, when J = K = 1, the output keep on changing from 0 to 1, then 1 to 0, then 0 to 1 and so on. This is called the toggle state. The output toggles continuously and at the end of pulse its state will be uncertain i.e., whether '0' comes first or '1' comes first at the output we don't know. There is a race between '0' and '1'. This condition is called as race around condition. It is clear from the waveforms as shown :



Here A, B and C are the points showing the continuous toggling of output when, inputs = 1 and K = 1 during the enable (En) = 1. When EN = 0, there is no change condition we get the previous output for Low enable signal. Also, the output transition occurs after sequential Circuits


The race-arou delay of flip-flop i.e fesible. Thus, mas Master Slave p and J-K flip-flops


Clock -


General


Working Case 1. CLKs = 0, ther Case 2. CLKs = 1, ther

J and K shoul The syn









sequent for app

called

Input 6

Fig.

mode

Mode





Fig. (b) Internal Structure of Master Slave J-K Flip-Flop


The truth table is shown where 'd' and don't care conditions.

		Inputs			Outpu	its
PR	CLR	CLK	J	K	Q _{n+1}	\overline{Q}_{n+1}
0 ,	1	d	d	d	1	0
-1	0	d	d	d	0	1
0	0	d	d	d	1	
1	1	JL(1)	0	0	No ob-	1
1	1	·JZ(1)	0 1	1	No change	or Hold
1 /	1 /	JL(1)	1	0	0	1
1	1 1	JZ(1)	.	"	1	0
		as show	1	1	\overline{Q}_{n}	Qn



Edge Triggering: When the clock input (level or edge triggered) is provided to S-R sich, then it is called as S-R flip-flop. S-R latch responds for inputs (S and R) only for the

In gated S-R latch NAND gates coupled with S-R latch, but in edge triggering (falling and ang) there is a digital circuit required that gives output of brief pulses whenever input is occur



e truth table (or) state table for MOD-8 synchronous counter using T-flip flops in


esent Sta	tes	N	ext State	s	Requi	Required Excitation	
QB	Qc	Q _{A+1}	Q _{B+1}	Q _{C+1}	TA	TB	Tc
0	0	0	0	1	0	0	1
0	1	0	1	0	0	1	1
1	0	0	1	1	0	0	1
1	1	1	0	0	1	1	1
0	0	1	0	1	0	0	1
0	1	1	1	0	0	1	- 1
1	0	1	1	1	0	0	1
1	1	0	0	0	1	1	


For minimal expression the K-maps are as shown:


For TA

For TB


For T_C







The circuit implementation is as shown in fig.



Q 58. Design a J-K flip-flop counter that goes through the states 1, 3, 5, 7, 1, 3, is the counter self correcting.

Ans. States are (1, 3, 5, 7)

The initial data in the controlled buffer register is reset to '0' by applying 'low' signal at the Clear or reset input. Thus, we get the data in all the flip-flop is $Q_0Q_0Q_BQ_A=00000$

$$Q_DQ_CQ_BQ_A = 0000$$

The controlled buffer register is now provided by an 'high' signal through the clear or reset pin of register. Now the register is ready to perform for action.

pin of register. Now the register is ready to period to the control of the contr Case I. When load input is high, the gates O_1 , O_2 , O_3 and O_4 are activated and the data D_2 , D_3 , D_4 , and D_6 is loaded into the flip-flops through inputs D_0 , D_C , D_B and D_A of respective $Q_D Q_C Q_B Q_A = D_3 D_2 D_1 D_0$

$$Q_D Q_C Q_B Q_A = D_3 D_2 D_1 D_0$$

Case II. When load input is 'low', the gates $G_1,\,G_2,\,G_3$ and G_4 are disabled and gates Case II. When load input is low, the gates G_1 , G_2 , G_3 and G_4 are disabled and gates G_5 , G_6 , G_7 and G_8 are activated. Thus, the data output of corresponding flip-flops are feedback

a respective inputs.

Thus, data is controlled by control input 'load' to retained as each clock pulse is provided. Thus, the contents of controlled buffer register remains unchanged inspite of application of Thus, the contents or controlled butter register remains unchanged inspite or application of clock pulses. If number of flip-flops are increased, controlled buffer register with larger number

Q 64. Draw a logic diagram and waveform for mod - 5 counter.

Ans. Design MOD-5 Asychronous or Ripple Counter The state diagram for MOD-5 asynchronous counter is as shown (PTU, May 2013; Dec. 2011)

Truth table of MOD-5 counter is

10	Qc	p-Flop Ou		Clear
1 2	0	0	Q _A	1
3	0	1	0	1
5	1	0	1-	1
6 7	1	0	1	0
	1	1	1	×

Truth Table

sequential Cir

QBQA


Circuit (

Q 65. D Ans. Fo

So numb Clo

Q 66. Ex

Ans. Flip time i.e., either



Q 60. Design a synchronous counter using D flip-flop to count 0, 3, 6, 9, 1, 5,

	Prese	nt State	16		Next S	tates		-	Flip-flop	Inputs	
QA	QB	Q _c	Qp	Q'A	Q'B	Q'c	Q'D	DA	DB	Dc	D
0	0	0	0	0	0	1	1	0	0	1	1
0	0	0	1	0	1	0	1	0	1	0	1
0	0	1	0	0	0	0	0	0	0	0	0
0	0	1	1	0	1	1	0	0	1	1	0
0	1	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0
0	1	1	0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	0	0	0	1

K-maps are shown below :

101.0	1 ->			
Q _A Q _B	رم م.ق	, ō.o	- 0-0	్ర ద్వద్ద
$\overline{Q}_A \overline{Q}_E$	1193	0	0	0
$\overline{Q}_A Q_B$	0	0	0	1
Q _A Q _B	X	х	x	X
Q _A Q _B	0	0	×	X

 $: D_A \to Q_B \, Q_C \, \overline{Q}_D$

For D_C →

0,0	م م م	Q _c C	Q ₀ Q ₀ Q	o QcQ	
$\overline{Q}_A \overline{Q}_B$	0	0	1	0	Í
$\overline{Q}_A Q_B$	0	0	0	0	
QAQB	X	X	X	X	
$Q_A \overline{Q}_B$	0	0	X	x	
Don	7 0		-		

For D_B →

2,Q8		Q.Q.	Q _C Q _D	Q _c Q
$\overline{Q}_A \overline{Q}_B$	0	1	1	0
$\overline{Q}_A Q_B$	0	0	0	0
Q _A Q _B	×	×	x	×
$Q_A \overline{Q}_B$	0	0	x	×


 $: D_B \to \overline{Q}_A \, \overline{Q}_B \, Q_D$

For $D_D \rightarrow$

QAQB	0 ₀ Q ₀	مَ م	Q _C Q _c	್ಯ ಧ್ಯಥ್ಥ
$\overline{Q}_A \overline{Q}_B$	1	0	0	0
QAQ8	0	0	0	1
Q _A Q _B	X	X	X	(x)
$Q_A \overline{Q}_B$	0	1	X	X
= =	San	1 1		

 $D_C \to \overline{Q}_B \, Q_C \, Q_D + \overline{Q}_A \, \overline{Q}_B \, \overline{Q}_C \, \overline{Q}_D \qquad \therefore \ D_D \to \overline{Q}_B \, \overline{Q}_C \, Q_D + \overline{Q}_A \, \overline{Q}_B \, \overline{Q}_C + Q_B \, Q_C \, \overline{Q}_D$

Sequential Circuits



Q 61. W Ans. Sh left. The shifti

1. SISC

2. SIPC

3. PISC 4. PIPO

Thus, Q 62.

Ans. parallel data

Q 63. Ans.

Load (Control in igital Electronics

nus, it acts as a

ggering? TU, May 2014)

U, Dec. 2012) an input-signal. and C passive dge-triggering. either positive

k signal start

Dec. 2012) D is zero, 0 one, 1 will be here are four e D flip-flop. May 2013) SIPO, PISO input, serial e right or to 4194 IC.

May 2013) he formula sequential Circuits

Ans. D flip flop is preferred for data transfer?

(PTU, Dec. 2016)


and if D = 0 then, 'D' will be saved in the flip flop.

(PTU, Dec. 2016)

Ans. D flip hop is preferred for data transfer. Because if D = 1 then, "1" will be saved in the flip flop and if D = 0 then, "0" will be saved in the flip flop.

Q 72. Design a decade counter using J-K flip-flops,

Ans. The BCD decade counter counts from 0000 to 1001 as shown in diagram. The gradid states 1010 to 1111 should given next states as 0000 which is done by reset logic connected to clear input of all the flip-flops.




State diagram for valid states

Truth table of BCD counter: Reset logic output for clear.

Clock	Q ₃	Q ₂	Q ₁	Qo	Clear
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1 :
7	0	1	1	1	1
-	1	0	0	1	1
8	1	0	0	1	0
9	1	0	1	1	1 0
10	1	0	1 -	1	0
11	4	1	0	1	0
12	1	1	0	1 0	1 0
13		1	1	1	1
14	1	1	1	1	
15	1-				

Sequential C LORDS Digital Electronics of the two stable states unless state is changed by applying external inputs. Thus, it acts as a Q 71. basic memory element for storage of data in binary form. Ans. Q 67. What is the difference between edge triggering and level triggering? the flip flop (PTU, May 2014) Q 72. Ans. What is edge-triggering? Ans. Triggering is the process of change of state of flip-flop by applying an input-signal. (PTU, Dec. 2012) invalid state Edge-triggering is obtained by using a differentiator circuit, which make use of R and C passive connected t components. Because RC circuit gives time constant, thus can be used for edge-triggening. The output from the flip-flop can be obtained by using edge-triggering i.e., either positive edge triggered clock or negative edge triggered clock. The input clock signal with output spikes or edges is as shown: Positive edge triggered clock Negative edge triggered clock Level triggering: Level triggering circuit will work only when Level of clock signal start and before the end. Truth Rese Level Triggering Q 68. What is the major advantage of D flip-flop over S-R? Ans. In D flip-flop only two possibilities are there i.e., D = 0 and D = 1. When D is zero, 0 will be stored in the flip-flop with the application of clock pulse. Similarly, when D is one, 1 will be stored in the flip-flop with the application of clock pulse. Where as in S-R flip-flop there are four possibilities and at S = R = 1 the output is indetermined. Which never comes in the D flip-flop. Ans. A universal shift register is one which can function in any of the SISO, SIPO, PISO or PIPO modes of operation. To operate the register universally it contains serial input, serial output, parallel inputs, parallel outputs and must be able to serially shift data to the right or to the left, hold the data or to reset. Thus, it has bidirectional property also. It is a 74194 IC. Q 70. How many flip flops are required for Mod-6 counter? Ans. For MOD-6 the number of flip-flops can be calculated by using the formula $1-1 \Rightarrow 6-1 = 5$. (5)₁₀ = (101)₂. It is a three bit data thus three flip-flops are required.



Q 78. What is the advantage of D flip-flop over S-R ? (PTU, Dec. 2015) Ans. In D flip-flop there is no invalid state, which is the disadvantage of S-R flip-flop. In

D flip-flop, if the input is '1' output will be '1' and if the input is '0' output will be '0'. Thus, it is advantage of D flip-flop to save data as per the input provided.

Q 79. What is edge triggering ? How is it different from level clocking ?

(PTU, Dec. 2015)

Ans. Edge triggering is the type of triggering in which the output will be occurred at a particular edge of clock pulse.

It may be positive edge or negative edge. It is different from level clocking is such a way that the output of level clocking will be occurred during the whole level i.e., either at the high level or at the low level. The complete level will be considered not only a particular edge.

Q 80. Explain the design and working of a 4-bit up-down counter. (PTU, Dec. 2015) Ans. It can be designed either using J-K flip-flops or T flip-flops. For that excitation ables are required lets design 3-bit synchronous up/down counter using T flip-flops. The itation table for T flip-flop is as shown

Present State	Next State	Flip Flop Inputs
Qn	Q _{n+1}	T
0	0	0
0	1	1
•1	0	1
1	1	0

Excitation table of 3-bit up/down counter using T flip-flops.

Mode M Up/Down	PI	esent S		N	ext Sta	ite	Flir	-Flop i	mmut
	Qc	QB	QA	Q _{C+1}	Q _{B+1}	Q _{A+1}	T	- Top I	
0	0	0	0	0	0	-A+1	T _C	TB	TA
0 .	0	0	1	0	-	1	0	0	1
0	0	1	0	0	1	0	0	1	1
0	0	1	0	0	1	1	0	0	1
0 - 1	4	1	1	1	0	0	1	4	
0		0	0	1	0	1	0	1	1
0	1	0	1	1	1	0	0	0	1
.	1	1	1	0	0	0	0	1	1
1	0	0	0	.	0	0	1	1	1
1	0	0	1	-	1	1	1	1	4
1	0	1	.	0	0	0	0	0	
1	0	:	0	0	0	1	0	0	1
1	.	1	1	0	1	0		1	1
1	1	0	0	0		0	0	0	1
, 1	1	0	1	4	.	1	1	1	1
	1	1	0		0	0	0	0	
	1	1	-	1	0	1	0	-	-
		-		1	1	0	0		1

Sequential Circuits

K-maps ar For To -

Man

For TA -


Impleme


Mod

Logic

Clo

For M and for Q 81. Ans.





In Moore machines the output depends only In Mealy machines the output depends on on the present state of the flip-flops. both the present state of flip-flops and the external inputs. Q 74. What is Bidirectional shift register ?

Ans. Bidirectional shift register is a type of shift register which is used to shift data in both the directions i.e., it can shift data from left to right and from right to left.

Q 75. Explain the concept of Triggering ? Also differentiate Edge Triggering and level Triggering.

Ans. Triggering is basically required to initiate the circuit. It is used to provide sychronization or timings to the circuit. Triggering is further classified into two basic types: Edge Triggering is further of two types:

- (i) Position Edge Triggering
- (ii) Negative Edge Triggering

Sequential Circuits

Level Trigge (I) High Lev (ii) Low Lev Difference I


Level Trig It is of two

- High leve - Low leve

2. The latch change correspon levels ar latches or

Q 76. De working with Ans. MO

> Q 77 Ans. coupled N



X -

Up

ORDS Digital Electronics


(PTU, Dec. 2015) ntage of S-R flip-flop, In out will be 'O'. Thue, it is

el clocking ? (PTU, Dec. 2015)

clocking is such a way i.e., either at the high / a particular edge. ter. (PTU, Dec. 2015) s. For that excitation sing T flip-flops. The

np	u	ts	>]	
			7		
			1		
			1		

lip-Flo	T _A
TB	TA
0	1
1	11
0	1
1	1
0	1 1
1	1
1	1 1
1	1
0	1 1
1	1
. 0	1
1	1
0	1
1	1
0	1




designing make use of T flip-flops.

- in masked ROM the data is stored permanently through photomasking during fabrication i.e. proramming is done through masking and metalization process.
- PROM is the programmable read only memory. It is programmed using PROM-programmer. and once the data is programmed (i.e. written) cannot be rewrite or changed again.
- EPROM is the erasable programmable read only memory. The user can erase and programme this memory again and again. The EPROM is erased by exposing the chip from inside via window at the top to ultra violet light.
- EEPROM is the electrically erasable programmable read only memory. Its function is similar to EPROM but instead UV light the data can be erased using electrical signals
- PLAs are programmable logic arrays in which AND-OR gate arrays are used and programmed for specific logic functions.
- PLDs are the programmable logic devices. There are of three types : (a) PAL
 - (b) PLA
 - (c) PGA or FPGA.
- PAL are the programmable arary logic in which AND gate arrays are programmable and OR gate arrays are fixed.
- FPGA is the field programmable gate array. It consists of logic blocks i.e. an array of

QUESTION-ANSWERS

Q 1. Explain the Bipolar RAM Cell.

Ans. Bipolar transistor is used in bipolar ROM cell. It is as shown in figure.



Row -

When base of transistor is not connected with a row no current flows to the base and thus, it represents a storage of logic '0'. On the other hand, when base is connected the current starts flowing to the base of fransistor and it represents a storage of logic '1'.

Q 2. Why do we use PGAs?

Ans. PGA's are programmable gate arrays and are consists of logic blocks called as an array of circuit elements. PGA's are used to implement large logic circuits because of their high logic densities i.e. 10×10^3 to few 100×10^3 equivalent gates on a single chip.

Memory Devices

Q 3. Design the O Ans. These gives

> Outputs AND arrays

OR arrays gives

Here 'X' are the f fuses or blown off fus

> Q 4. Draw the Ans.

DS Digital Electronics count.) Inputs JBKB puts KB -QA FFA

Chapter




Contents

Memory Devices

Classification of memories, RAM organization, Write operation, Read operation, Memory classification of internation, RAM organization, Write operation, Read operation, Memory cycle. ROM organization, PROM, EPROM, EPROM, Programmable logic array, Programmable cycle. Non organization, Fhom, EPROM, EEPROM, Programmable logic array, Programmable array logic, complex Programmable logic devices (CPLDS), Field Programmable Gate Array

POINTS TO REMEMBER



- Memory size is specified by the number of words i.e. 'M' and the number of bits per word
- Reading is the process by which the data can be retrieved from memory.
- Writing is the process by which the data can be stored in the memory.
- Semiconductor memories make use of bipolar and MOS.
- Types of memories:
 - (a) RAM
 - (b) ROM
- RAM is the random access memory or read/write memory. One can read and write in
- ROM is the read only memory. One can only read from ROM nothing can be written in it.
- RAM is of two types :
 - (a) SRAM
 - (b) DRAM
- SRAM is also known as static RAM. In SRAM data will remain stored permanently as long as power is supplied, they need not required rewriting periodically the data. The
- DRAM is also known as dynamic RAM. In DRAM rewriting periodically the data into memory is required. The basic cell in DRAM is a capacitor.
- ROM is of four types :
 - (a) Masked ROM
 - (b) PROM
 - (c) EPROM
 - (d) EEPROM

162

LORDS Digital Electronics

Steps to design synchronous counter using J-K flipflop.

(1) Firstly design a table as shown: (Lets take 2 bit synchronous count.)

Present States		Next S	itates	Flip-flo	n Innute
QA	QB	Q _{A+1}	Q _{R41}	JAKA	JBKB
0	0	0	1	A.A	BILB
0	1	1	0		
1	0				
1	1	0	0		

(2) From excitation table of J-K complete the above table

Present State	Next State	J	K
0	0	0	
0	1 1	1	^
1 *	0		X
1	4		1
		X	0

(3) After putting we get :

Preser	nt States	Next S	States	1	-	-	
QA	QB	0			Flip-flop	Inputs	
0	0	Q _{A+1}	Q _{B+1}	JA	KA	JB	KB
0	1	1	0	0	X	1	X
1	0	1	1	1	X	×	1
1	1	0	0 1	X	0	1	×
			U	X	1	×	4

Put the flip flop inputs in K-map to implement the circuit



For KA:


Similarly, For JB :



JB = 1

For KB:

Circuit is as shown






Chapter



Contents

Classification of m cycle. ROM organia array logic, compl (FPGA).

- sar Memory is us
- Memory size
- i.e. 'N', such
- Reading is th Writing is the
- Semiconduct
- Types of me
- (a) RAM
 - (b) ROM
- RAM is the RAM.
- ROM is the
- RAM is of tw
 - (a) SRAM
- (b) DRAM SRAM is al
- long as por basic cell is
- DRAM is memory is
- ROM is of
 - (a) Masker
 - (b) PROM (c) EPRO
 - (d) EEPRO



LORDS Digital Electronics

Q 5. Implement the boolean function using PAL.

$$Y_1 = \Sigma m (1, 3, 5, 7)$$


 $Y_1=\Sigma m\,(1,3,5,7)$ $Y_2=\Sigma m\,(2,4).$ Ans. Let the input variables are A, B and C. The K-map minimization is as shown:

AS	C BC	ĒC.	BC	BČ
Ā	00	1,	1 3	0 2
AL	0 4	1	1,	0

AB	C BC	ВC	BC	BĒ
Ā	0 0	0 ,	0 3	1 ,
AL	1 4	0 5	0 7	0 8

$$\therefore Y_2 = \overline{A}B\overline{C} + A\overline{B}\overline{C}$$

Implementation using PAL:



Q 6. Design half adder circuit using PLA. Ans. Truth table of Half Adder circuit is :

A	В	T	T
0	10	S	C
	10	0	0
10	11	1	0
11	0	1 1	0
1	1	0	1

$$Sum = S = \overline{AB} + A\overline{B}$$

$$Carry = C = AB.$$

Memory Devices

Q 7. What is Ans. Non-v present once does memory.

ROM i.e. Re memories hold the

Q 8. What a

Ans. Advan

1. Access tir


2. As SRAM 3. Less num

Q 9. What is

Ans. EEPR Read Only Memor the memory is sim signals at the reg information byte to

Q 10. What Ans. PAL: with OR arrays

programmable, the logic array).



Q 16. Explain the different types of ROMs. Discuss their advantages and (PTU, May 2014, 2011)

What is ROM? Explain all types of ROMs. (PTU, Dec. 2016, 2006, 2005)

Ans. ROM: In ROM, read and write operation cannot be performed with equal ease always read operation is easier than write operation. It is used to store information which is (i) Permanent group includes; masked ROM and PROM (ii) Semi permanent group include · EPROM and EE-PROM. Five types of ROM-masked ROM, PROM, EPROM, EE-PROM and , flash memory are described in the following paragraphs.

Masked ROM: Programming is done through masking and metallization process. Manufactures provides programmed ROM, user cannot write into this memory.

PROM: Programmable Read Only Memory user can program (write) the PROM through special PROM programmer. It can be written (programmed) once only, user cannot rewrite this memory.

EPROM: Erasable Programmable ROM. This memory stores a bit by charging the floating gate of an FET. The chip can be reused may times i.e., user can write this memory many time.

Erasing is done using UV light through a window over the memory chip called quartz window. Erasing process cannot be done byte by byte or block by block, entire information will be erased at once, after exposing the ROM in U.V. light. Therefore, erasing process is slower and time consuming it takes 15 to 20 minutes.

EEPROM: Electrically Erasable PROM. This memory is functionally similar to EPROM, except that information can be altered by using electrical signals at the register level rather than erasing the information i.e., it can be erased information byte to byte.

Q 17. Explain about associative memory.

(PTU, May 2006)

Ans. Associative Memory: CAM is the associative memory. CAM (i.e. Content Addressable Memories) is a type of memory in which any memory location can be accessed by looking for the actual data. To find the appropriate location, the input data, called as key is compared with all the stored data words. Whenever a match occurs, an output signal is produced. This operation is referred as association and thus the memory is called as associative memory.

After selecting the locations by matching the contents with the key, the read or write operation can be performed. CAM can perform:

- 1. Write
- 2. Read and
- 3. Associate
- Q 18. Describe the advantage of using PLA over ROM for realizing some Boolean functions. (PTU, May 2005)

Ans. Advantages of using PLA over ROM:

- 1. It is easy to design the ROM using PLA. The design becomes very easy.
- 2. Using PLA the cost reduces.
- 3. The design can be modify or change very quickly. It takes less time as compared to scuMSI chips for modification.


The switching speed becomes high.

5. It gives higher dens 6. Larger flexibility car 7. Less space is requ Q 19. Implement the F = A'BC + ABC' + A Ans.

Memory Devices

Implementation using AA.

Q 20. Explain how Ans. EPROM mem by using PROM program charging the floating gate It is erased and repr UV) through a small wind MOS ROM cell is as



OPDS Digital Electronics

ng PAL. It is as shown:

BC	ВС	B€
1	1	0
0	0	1

AC+AC

(PTU, May 2006) ced its entry as fast ry memory. Following

ndarv nory

(PTU, Dec. 2005) AND array only as a

are programmable.

(PTU, Dec. 2004)

ogrammable array. ced and and AND able.

PAL

169

Q 14. What do you mean by PLD's?

Ans. PLDs: Programmable logic devices are the special type of IC's used by the user a single programmed before use, Different type of logic functions can be implemented using based on re-writable memory technologies. PLD's can be reprogrammed because these are the user according to the type of PLD to be manufactured.

Q 15. Describe with diagram internal architecture of PLA. (PTU, May 2009) Ans. PLA is Programmable Logic Array. It is used where the number of don't care conditions are excessive. In PLA's both AND and OR arrays are programmable. The AND PLA


Let us take an example of the programmable and outputs of the public of the publi

Let us take an example of Half Adder to illustrate the diagram internal architecture of


Truth Table of Half Adder:

- Inp	uts	Outputs -			
A	В	Carry Su		B Carry	
0	0	0	O		
0	1	0	1		
1	0	0	1		
1	1	1	-0		

Thus, carry = A .B and sum = AB+AB In plem entation of Half Adderusing PLA is as shown :




For example : We have a boolean function given by Y (A, B, C,) = Σm (1, 3, 4, 6) and we have to implement it by using PAL. It is as shown:



: Y = AC+AC

Q 11. What is cache memory?

Ans. Cache memory is a type of semiconductor memory. It forced its entry as fast memory device. It works as an interface between the CPU and the primary memory. Following block diagram shows the position of cache memory :



Q 12. Explain the role of PAL and PLA in digital design. Ans PAL: It is called programmable array logic . It make use of AND array only as a programmable but OR array is fixed.

PLA: It is called programmable logic array. Its AND or OR array both are programmable.

Q 13. What is the difference between PAL and PLA?

PLA -	PAL and PLA? (PTU, Dec. 2004
1. In case of PLA I.e. programable logic array both AND and OR arrays are programmable. 2. It is costlier as compared to PAL. It is complex than PAL. It can't easily be programmed.	PAL 1. In case of PAL i.e. programmable array, logic OR arrays are fixed and and AND arrays are programmable. 2. It is cheaper. 3. It is simple. 4. It is easy to program a PAL.

Memory Devices

Q 14. What de Ans. PLDs : F and are programme a single programme baesd on re-writable the user according

Q 15. Describ Ans. PLA is I conditions are exce and OR gates are fi Let us take a

Truth Table of

Thus, carry = In plem entation I Electronics vith row line

the circuit (013, 2008)

citor in the

IOS RAM.

tor is used

advantage

2K

Thus, 8 PROM chips are required.


Each chip is having address lines which can be calculated by calculating the total

Therefore, 14 address lines are required.

Q 23. Name and discuss the various types of semiconductor memories.

(PTU, May 2015; Dec. 2013, 2007) Semiconductor memories

173



ROM: In ROM, read and write operation cannot be performed with equal ease always read operation is easier than write operation. It is used to store information which is (I) permanent group includes ; masked ROM and PROM (ii) Semi permanent group include ; EPROM and EE-PROM. Five types of ROM-masked ROM, PROM, EPROM, EE-PROM and flash memory are described in the following paragraphs.

Masked ROM: Programming is done through masking and metallization process. Manufactures provides programmed ROM, user cannot write into this memory.

PROM: Programmable Read Only Memory user can program (write) the PROM through special PROM programmer. It can be written (programmed) once only, user cannot rewrite

EPROM: Erasable Programmable ROM. This memory stores a bit by charging the floating gate of an FET. The chip can be reused may times i.e., user can write this memory

Erasing is done using UV light through a window over the memory chip called quartz window. Erasing process cannot be done byte by byte or block by block, entire information will be erased at once, after exposing the ROM in U.V. light. Therefore, erasing process is

slower and time consuming it takes 15 to 20 minutes.

EEPROM: Electrically Erasable PROM. This memory is functionally similar to EPROM. except that information can be altered by using electrical signals at the register level rather than erasing the information i.e., it can be erased information byte to byte.

1. Static RAM: In SRAM the stored data will remain permanently stored as long as power supplied, there is no need to write the data periodically into memory. SRAM is basic

tal oxide places the At a time de ON by ears that it

Find the xpanded lay 2008)

lence, the

It works in the similar manner as bipolar ROM cell. If the gate is connected with row line It stores '1' and if the connection is absent, it stores logic '0'.

Q 21. Differentiate between static MOS and Dynamic MOS RAM. Draw the circuit of a static MOS RAM cell and explain its working. (PTU, Dec. 2014; May 2013, 2008) Ans.


	1	Static	Mos	RAM			
1	1.	SMOS	RAM	doent	use	capacitor	in the
1		circuit.					
l	2.	SMOS	RAM	make I	use i	of more n	umber

- of components per cell.
- 4. Cost is more.

Dynamic MOS RAM

- 1. DMOS RAM make use of capacitor in the 2. It uses less as compared to SMOS RAM.
- 3. Refreshing is not required in SMOS RAM. 3. Refreshing is required as capacitor is used
 - IN DMOS RAM
 - 4. Cost is less.
- Consumes more power than DMOS RAM.
 Low power consumption is the advantage. over SMOS RAM.

Following figure shows the circuit of a static MOS RAM cell,



Cross-coupled latch is formed by using $\rm M_1$ and $\rm M_2$ MOSFET's (Metal oxide semiconductor field effect transistor). M_1 and M_2 works as switches. M_3 and M_4 replaces the resistors R_1 and R_2 of a bipolar SRAM cell and are used to serve as active loads. At a time one MOSFET i.e., either M₁ or M₂ will be ON. When the OFF MOSFET is made ON by providing some external means, it forces the ON MOSFET to OFF state. This clears that it has two stable states for the storage of data or information.

Q 22. The capacity of 2K x 16 PROM is to be expanded to 16K x 16. Find the number of PROM chips required and the number of address lines in the expanded

Ans. The capacity of 2K \times 16 PROM is to be expanded to 16K \times 16.

Thus, the capacity of given chip is 2K and a capacity of 16K is required. Hence, the number of chips required are given by :

Memory Devices

Thus, 8 PRO Each chip is i.e.

Also.

Therefore, 1

Q 23. Name

Ans.

Read

Masked ROM P

ROM : In RO read operation is Permanent group EPROM and EE-P flash memory are

Masked RO Manufactures prov

PROM : Proc special PROM pro this memory.


EPROM : E floating gate of an many time.

Erasing is do window. Erasing p will be erased at o slower and time co

EEPROM : E except that inform than erasing the in

RAM:

1. Static RA power supplied, th



The address is specified in the binary form. The number of distinct address possible

or sput variable is 2". Each bit combination that comes out of the output line is called word, therefore number with 'n' input variable is 2".


of bits per word is equal to number of output lines.

In computer system we define 1024 as 1K; therefore 1K-byte memory chip has 1024 registers with 8 bits each. Similarly, a group of 256 registers is defined as one page and each register is viewed as a line to write on.

The total capacity of memory having R address lines and N data lines is defined as $2^R \times N$.

Q 26. Give the flow chart of PLD design, programming and test process. (PTU, May 2005; Dec. 2005)

Ans. PLD development cycle flow chart is as shown:



Q 27. What is the advantages of using Gate Array in digital design?

Ans. Advantages of using Gate Array in digital design :

(PTU, Dec. 2004)

Memory Devices

- 1. The effective size can 2. Number of functions of
- 3. Gate arrays have ver equivalent gates.
- 4. The gate arrays dosn for implementing the given be
- 5. More number of an available in Gate arrays for d

Q 28. A computer emp computer system needs 28 each with four registers. A order bits of the address by registers. How many RAM

Ans. RAM chips emple ROM chips employed Requirement of RAM Regiurement of ROM Total number of RAM

.. Number of RAM ch Total numbers of RO

.: Number of ROM

Q 29. What are th EEPROMS.

Ans. Advantages o

- 1. Flash memory is s continuously.
 - 2. The erasing and
 - 3. Flash memories
 - 4. Flash memory is h
- 5. Flash memory is are used for reading purp

Q 30. What is a vo

Ans. The memory is switched off is called a of volatile memory. Beca off.

D) Digital Electronics

aster as compare to

tly stored unless the y cell. It uses 4 MOS is less and circuit is


Also show how a (PTU, May 2007) ammable AND matrix any OR gates. PAL

R gates can share a must be generated

utput OR gate, it is

VD gates and 2 fixed

Following fig. shows the PAL having 4 inputs (A, B, C and D), 3 programmable AND oates and 1 fixed OR gate.




Q 25. Explain about memory organisation.

Ans. Memory Organization : The basic element of a semiconductor memory is a flipflop. The information is stored in a binary form. There are a number of locations in a memory chip, each location being meant for one word of digital information. Memory chips are available in various word sizes and the size of a memory chip is generally specified in terms of the total number of bits it can store.

The size of a memory chip is specified by two numbers M and N as $M \times N$ bits. The number M specifies the number of locations available in the memory and N is the number of bits at each location. In other words, this means that M words of N bits each can be stored in the memory.

The block diagram of a memory device as shown in fig.



Block diagram of a memory device

Each of the M locations of the memory is defined by unique address and therefore, for accessing any one of the M locations, R inputs are required, where M = 2^R. This set of lines s referred to as address line. The number of inputs required to store the data into or read the tala from any memory location is N.

C+ AD+AC

memory cell consists of flip-flops. One SRAM uses 6 transistors. It is faster as compare to DRAM and also more expensive and high durability.

2. Dynamic RAM : In DRAM the data will not remain permanently stored unless the data rewritten into memory periodically. It consists of capacitor as memory cell. It uses 4 MOS transistors. Its power consumption in low as compared to SRAM. Its cost is less and circuit is not complex as compared to SRAM.


Q 24. Discuss the programmable array logic device in detail. Also show how a combinational circuit is implemented using PAL.

Ans. Programmable Array Logic (PAL): This device has a programmable AND matrix and a fixed OR plane. All the AND gates outputs are not connected to any OR gates. PAL offers good flexibility and cost is less and speed is fast than PLAs.

As in PAL the inputs to the OR gates are fixed, therefore, no two OR gates can share a product term. So when a product term is required by two OR gates, it must be generated twice.

Since limited number of product terms are available for each output OR gate, it is necessary to simplify the function.

Following fig. shows the PAL having 2-inputs, 4 programmable AND gates and 2 fixed OR gates.



For example: Implement the following function using PAL. $Y (A, B, C, D) = \Sigma m (0,2, 4, 6, 7, 8, 9, 12, 13).$ Solution. First put the min terms in a K-map for minimization

AB CC	Ĉΰ	ĒD	CD	CD	
ĀB	1 0	0 1	0 3	1 2	
ĀB	1 4	0 5	0	D.	
AB	1 12	1 13	0 15	0 14	
AB	1	1	0	0	

 $\therefore Y(A, B, C, D) = \overline{A}BC + \overline{A}\overline{D} + \overline{A}\overline{C}$

Memory Devices

Following fi gates and 1 fixed

Q 25. Ex Ans. Men flop. The inform chip, each locat in various word number of bits

The size number M sper bits at each loc the memory.

The bloc

Each of accessing an is referred to data from an Electronics

lay 2010)

Memory Devices

179

and are programmed before use. Different type of logic functions can be implemented using a single programmed IC chip of PLD's, PLD's can be reprogrammed because these are based on re-writable memory technologies. Fuse links are used to programmed the PLD by the user according to the type of PLD to be manufactured.


PLA is Programmable Logic Array, It is used where the number of don't care conditions are excessive. In PLA's both AND and OR arrays are programmable. The AND and OR gates are fixed for any PLA chip. It depends on the number of inputs and outputs of PLA. Let us take an example of Half Adder to illustrate the diagram internal architecture of

PLA:

Truth Table of Half Adder

Inputs		Outputs	
A	В	Carry	Sum
0	0	0	0
0	1	0	1
1	0	10	1
1	1	1	1 0

Thus, carry = A . B and sum = $\overline{AB} + A\overline{B}$ Implementation of Half Adder using PLA is as shown:



It is easy to design the ROM using PLA. The design becomes very easy.

- 3. The design can be modify or change very quickly. It takes less time as compared to
- SSI/MSI chips for modification. 4. The switching speed becomes high.
- 5. It gives higher density using PLA.

ec. 2010)

May 2011)

One can't ready to

EPROM,

Dec. 2010)

erasable nory. gnals for

PROM IS

s? Explain 018, 2010) by the user

(PTU, May 2010)

Q 31. Write pros and cons of SRAM and DRAM cell.

Ans. Pros and Cons means advantages and disadvantages.

Advantages of SRAM:

- 1. Refreshing is not required.
- 2. Less access time is required and thus, these are faster memories.

Dis-advantages of SRAM:

- 1. Number of components per cell required are more.
- 2. Cost is more.

Advantages of DRAM:

- 1. Cost is less.
- 2. Number of components required per cell are less i.e. only two.

Dis-advantages of DRAM:

- 1. Refreshing is required.
- 2. Access time required is more and thus are slower memories.

Q 32. Write the full form of EEPROM, PAL, PGA and PLD. (PTU, Dec. 2010)

Ans. EEPROM: Electrically Erasable Programmable Read Only Memory

PAL: Programmable Array Logic

PGA: Programmable Gate Array PLD: Programmable Logic Devices.

Q 33. How ROM is different from RAM?

(PTU, May 2011)

	RAM		ROM			
(i) (ii)	RAM is random access memory. In RAM data can be read/write at any time during the operation of system.	(ii)	ROM is read only memory. In ROM data can be read only. One can't write in ROM after the chip is ready to			
(iii) (iv)	RAM is volatile memory. RAM types are S-RAM and D-RAM.	(iii) (iv)	use. ROM is non-volatile memory. ROM types are PROM, EPROM, EEPROM etc.			

Q 34. Explain the difference between EPROM and EEPROM. (PTU, Dec. 2010)

EPROM	EEPROM
 (a) It is called as erasable programmable read only memory. (b) EPROM chip uses UV light for erasing the data contents. (c) The erasing process in EPROM takes 15 to 20 minutes. 	eracing the data

Q 35. What are programmable logic devices. What are their advantages? Explain in detail the architecture of a programmable logic device. (PTU, May 2018, 2010) Ans. PLDs: Programmable logic devices are the special type of IC's used by the user Memory De and are p a single p baesd on the user a PLA are exces are fixed Let PLA:

LORDS Digital Electronics

distinct address possible

word, therefore number

memory chip has 1024 d as one page and each

data lines is defined as

d test process. May 2005; Dec. 2005) Memory Devices

The effective size can be increased by using gate arrays.

Aliember of functions

2. Number of functions can be increased by using gate arrays. equivalent gates.

Gate arrays have very high logic densities, i.e. from 10⁴ to few hundred thousand relent gates.

4. The gate arrays dosn't contain the AND or OR matrices. It make use of logic blocks for implementing the given boolean function.

5. More number of architectures, packagings and programming technologies are available in Gate arrays for digital design.

Q 28. A computer employs RAM chips of 256 x 8 and ROM chips of 1024 x 8. The computer system needs 2K bytes of RAM, 4K bytes of ROM and four interface units, each with four registers. A memory-mapped VO configuration is used. The two highest order bits of the address bus are assigned 00 for RAM, 01 for ROM and 10 for interface registers. How many RAM and ROM chips are needed? (PTU, May 2005)

Ans. RAM chips employed by computer having memory = 256×6

ROM chips employed by computer having memory = 1024×8 Requirement of RAM = 2K bytes = 1024 x 2

Reqiurement of ROM = 4K bytes = 1024 x 2 x 2

Total number of RAM chips needed are given by

$$=\frac{1024\times2}{256}=8$$

: Number of RAM chips needed are: 8

Total numbers of ROM chips needed are given by

$$=\frac{1024 \times 2 \times 2}{256}=4$$

: Number of ROM chips needed are : 4.

Q 29. What are the advantages of using flash memory over EPROM and EEPROMS.

Ans. Advantages of using flash memory over EPROMs and EEPROMs :

- 1. Flash memory is special type of RAM and is a non-volatile memory which is powered continuously.
 - 2. The erasing and programming of flash memory takes place block by block.

 - 3. Flash memories are faster than EEPROMs.
 - 4. Flash memory is high speed, low operating voltages, durable and low power consumption. 5. Flash memory is used for reading and writing operations but EPROMs and EEPROMs
- are used for reading purposes only.

(PTU, May 2016, 2015; Dec. 2009)

177

Ans. The memory in which the data stored or information present changes when power is switched off is called as volatile memory. RAM i.e. random access memory is the example of volatile memory. Because such memories lost the data or information if power is switched

(PTU, Dec. 2004)


LORDS Digital Electronics

Q 40. Write a short note on Field Programmable Gate Array. (PTU, May 2018, 2017, 2014)

Ans. Field programmable gate array consist of logic blocks i.e. an array of circuit element

These logic blocks are simply the gate array, but programming is done by the customer and not by the manufacturer.

Static RAM (SRAM) or antifuse are used as switches for interconnection of blocks. FPGA are used to implement large logic circuit because of their very high logic density. Thus it is advantageous to use FPGA for custom made integrated circuits due to which large hardware system are eliminated.



FPGA is a e.g. of sequential programable device i.e. SPD.

Q 41. How many 256x8 memory chips are required to obtain a 2048x8 memory ?

Ans. The capacity of 256x8 memory chips is to be expanded to 2048x8 memory chips. Thus, the capacity of given chip is 256 and a capacity of 2048 is required. Hence, the

number of chips required are given by : $\frac{2048}{256} = 8$.

Thus, 8 memory chips are required.

182

Q 42. What is the difference between PROM and EPROM ? (PTU, May 2016)

	PROM		EPROM
(1)	It can be programmed to record data using a PROM programmer once only and cannot be changed or rewrite again	10395	It can be erased and programme the memory again and again.
(ii)	Not used UV light for erasing.	(ii)	Used UV light for erasing the memory contents

Q 43. What is the use of Dynamic RAM ? Ans. In DRAM the data will not remain permanently stored unless the data rewritten to memory periodically. It consists of capacitor as memory cell. It uses four MOS transistors.

is power consumption is low as compared to SRAM. Its cost is less and circuit is not complex as compared to SRAM.

Q 44. How does a Dynamic RAM cell works ? Write its applications.

Ans. DRAM cell in known as dynamic RAM cell i.e. Dynamic Random Access memory Cell. For its working lets take basic MOS DRAM cell structure as shown in fig.

Memory Devices


Typical DRA and a capacitor is in MOS capacitor stored in '1' and stored is '0'. Whe i.e. address line. 'C' will be charge address line go 'C' discharges, t

Application 1. DRAM

2. DRAM

3. DRAM

4. DRAM



180

BCD to excess-3 code as shown


LORDS Digital Electronics

6. Larger flexibility can be achieved using PLA over ROM.

7. Less space is required for designing the circuits.

Q 36. Draw the circuit of a BJT RAM cell and explain its functioning with reference (PTU, May 2016; Dec. 2012, 2010) to read and write operation.

Ans. Basic Bipolar SRAM Cell: It is as shown in Fig.



Bipolar SRAM Cell

It consists of two BJT's (Bipolar Junction Transistors) having multiple-emitters. When 'T₁' is ON, data sense is '1' and at that time 'T₂' will be OFF i.e., data sense is '0' and viceversa. This gives two stable states to store data or information in the form of latch. The emitters of T₁ and T₂ except data sense inputs are connected together for addressing to

Q 37. Design a diode matrix RAM for conversion of BCD to excess-3 code.

Ans. BCD to excess 3 code using diode matrix RAM is designed from the truth table of

Decimal	BCD Code				Evene 0.0			
Equivalent	A	В	C	D	Excess-3 Code			
0	0				E ₃	E ₂	E,	Eo
1	0	1	0	0	0	0	1	1
2	10	0	0	1	0	4		1
4	0	0	1	0	"		0	0
3	0	0	4	-	0	1	0	1
4	0	4	1	1	0	1	1	1 0
5	0	1	0	0	0			0
	0	1	0	- 1			1	1
0	0	1	1		1 1	0	0	0
7	0		3	0	- 1	0	0	1
8	.	1	1	1	4		0	1
0	1	0	0	n		0	1	0
9	1	0	0	0	1	0	1	1
lere in truth table	000	0	0	1	1	1	1	1

Here in truth table BCD code ABCD gives the memory location and excess-3 code E₃ E_2 E_1 E_0 gives the bit pattern stored. The implementation using diode matrix RAM is as

volta

the o

prog cate

refe

ROI

RO

/A Convertors

sion techniques (Weighted Approximation type).



done by using analog to done by using digital to

verter. hat occur in the analog different value resistors

mples.

videly used ADC. cheaper and gives

QUESTION-ANSWERS

Q 1. Give performance parameters of DAC or D/A converters. (PTU, Dec. 2012) Ans. Resolution: Resolution can be defined in two ways: (a) A DAC that can provide number of different analog output values is called resolution.

A DAC having n-bits.

For a DAC having n-bits

(b) A DAC is which the ratio of change in output voltage resulting from a change of 1 LSB (i.e. 1 least significant bit) at the digital inputs is known as resolution.

Resolution 'R' = $\frac{V_{OFS}}{2^n - 1}$ Where, V_{OFS} = Full scale output voltage

∴ Percentage Resolution % R' = $\frac{V_{OFS}}{2^n - 1} \times 100$.

Input-output equation can also be obtained for DAC, if resolution is given :

V₀ ≈ Resolution × D Where, V₀ = Output voltage

D = Decimal value of the digital input.

If $V_0 = R$, when R = Resolution. Then, % Resolution = $\frac{R}{R(2^n - 1)} \times 100 = \frac{1}{2^n - 1} \times 100$

2. Accuracy: It is defined as the difference between the actual analog output and the expected analog output when a given digital input is applied. It is expressed in percentage. In ideal case, the accuracy of DAC should be, at worst, $\pm \frac{1}{2}$ of its LSB.

Accuracy =
$$\frac{V_{OFS}}{2(2^n - 1)}$$

- 3. Conversion Time or Setting Time : It is the time required for conversion of analog signal into its digital equivalent. It is dependent on amplifiers output and switches response
- 4. Stability: When all the parameters such as gain, linearity error, monotonicity and offset must be specified over the power supply ranges and full temperature then these time. parameters represent the stability of the converter.
- 5. Monotonicity: If a converter does not miss any step backward during its entire range stepped by a counter then it is said to have a counter having good monotonicity.

Chapter

A/D & D/A Convertors

Contents

Analog & Digital signals. sample and hold circuit, A/D and D/A conversion techniques (Weighted type, R-2R Ladder type, Counter Type, Dual Slope type, Successive Approximation type).

POINTS TO REMEMBER



- The process of conversion from an analog data to digital is done by using analog to
- The process of conversion from an digital data to analog is done by using digital to Types of DAC's are :
- - (a) Binary weighted resistor DAC
- (b) R-2R ladder DAC.
- The R-2R ladder DAC is the most popular digital to analog converter.
- The resolution of DAC is the defined as the smallest change that occur in the analog output as a result of the change in the digital input.
- The disadvantage of weighted resistor DAC is that number of different value resistors are required for each bit position of the digital input. Types of ADC's are :
- - (a) Flash-type ADC
 - (b) Single-slope ADC
 - (c) Dual-slope ADC
 - (d) Continuous counter type ADC
 - (e) Successive-approximation type ADC.
- Quantization is the process of approximation used in digitizing samples.
- Counter type is the simplest ADC and flash type is the fastest.
- The most popular application of ADC is in digital voltmeters.
- The successive-approximation ADC is the fastest and is the most widely used ADC.
- The dual-slope ADC is the slowest type but at the same type it is cheaper and gives

A/D & D/A Convi

Q 1. Giv Ans. Res

(a) A DA For a DAC has

Resolution (b) A DA

LSB (i.e. 1 lea Resolution

: Perce

Input-ou


Where.

If Vo = F

2. Accu expected ana

ideal case, th

- 3. Con signal into its time.
- 4. Stat offset must parameters
- 5. Mor range steppe



188

LORDS Digital Electronics

Q 6. Name the most popular DAC.

(PTU, May 2009)

Ans. The most popular DAC is the R-2R ladder DAC.

Q 7. Define the term resolution of an A/D converter.

(PTU, May 2015, 2012; Dec. 2007) Ans. Resolution is defined as the ratio of a change in value of input voltage i.e. V.

needed to change the digital output by 1 LSB. If the full scale input voltage is Viss then resolution is given by :

Resolution =
$$\frac{V_{iFS}}{2^n - 1}$$

Where, n is number of bits of A/D converter.

Q 8. Define the term resolution of a D/A converter.

Ans. Resolution: The resolution of D/A converter is defined as the change in the analog output when there is smallest change in the binary input.

For n-bit D/A converter :

Resolution =
$$\frac{\text{Full scale output}}{2^{n}-1}$$

Q 9. Define the accuracy of D/A converter. (PTU, May 2007) Ans. Accuracy of D/A converter: The accuracy of the converter is the measure of prence between the actual analog output voltage and the expected output voltage. It is expressed as a percentage of a full scale or maximum output voltage.

For example :

If an 8-bit D/A converter has weightage of $\frac{1}{2^8}$ to the LSB i.e. 0.0039 or 0.39% of naximum output voltage. The accuracy should be approximately \pm 0.2%.

Q 10. Which type of A/D converter is faster and why? (PTU, May 2015, 2007) Ans. Flash type analog to digital converter is the fastest A/D converter. The conversion time for an 'n' bit A/D converter is equal to the 'n' clock cycle period. Thus, conversion time is very short. Hence it is the faster A/D converter.

For example: For a 10 bit A/D converter with a clock frequency of 1MHz, the conversion time will be 10×10^{-6} i.e. 10μ sec only.

Q 11. What is the need of converting digital data into analog data?

Ans. The digital representation of a signal makes storage, processing simpler and its transmission is much easier. Once the transmission and processing etc. is done, the signal we need should be in analog form. To convert the digital signal to its analog form. Digital to

Q 12. Why do we need D/A technologies?

Ans. D/A techniques are used whenever, the output of given system is required to be in

A/D & D/A Conv

analog form th signal. It is of t 1. Binary

2. R-2R Q 13. W

Ans. Mo pressure and t storage purpos to digital conve accuracy and

> Q 14. F Ans. D

taking a value proportional to

It is a output Vout is

The di register of a represented numbers, the


The co signal can techniques s

1. Bina

2. R-2

Q 15. Ans. A

to its equiva



Q 2. An 4 bit D/A converter has an output range of 0 to 1.5 V. Define its resolution. LORDA Digital Electronics

n = 4 = number of bits

Full scale output V_{OFS} = 1.6 V

1. Resolution :

 $R = 2^n = 2^4 = 16$

Thus the output voltage can have 16 different values including zero. 2. Resolution :

$$R = \frac{V_{OFS}}{2^{n} - 1} = \frac{1.5}{16 - 1} = \frac{1.5}{15}$$

$$R = \frac{100 \, \text{mV}}{1 \, \text{LSB}}$$

Thus, an input change of 1 LSB changes the output by 100 mV.

Q 3. Calculate the step size and analog output for 8-bit ADC. When input is 10000000. Reference voltage $V_r = +50V$ is given.

$$n = 4 \text{ no. of bits}$$

 $V_{OFS} = +50 \text{ V}$

Resolution:
$$\frac{V_{OFS}}{2^n - 1} = \frac{50}{2^8 - 1} = \frac{50}{255}$$

$$V_0 = R \times D$$


$$D = (1000\ 0000)_2 = (256)_{10}$$

 $V_0 = 0.196 \times 256$

$$V_0 = 0.196 \times 256$$

= 50.176 V.

Q 4. Following fig. shows the D/A converter with op-amp. Calculate the output if the input digital signal is 1110. Assume 1 binary = +5V.



Ans. Binary data :

A/D & D/A Conv

Let Io, I, The valu

As, the c 1KΩ resistance

> Q 5. Dr Ans.

equency and

ry weighted 2012, 2005) chain in D/A

resistors.

ed to binary

Determine Dec. 2004) A/D & D/A Convertors

19

Q 18. With the help of neat diagram explain working of weighted resistor type DAC. (PTU, May 2016, 2009)


Ans. Weighted Resistor type DAC: Its functional block diagram is as shown for 3 bit input data:

Digital Inputs 2° — Resistance Divider Circuit — Analog Outputs

Let us assume that the digital input levels are 0 = 0V and 1 = +7V. Thus, for input 001 the output will be +1V, for 010 the output will be +2V and so on.

For 011, if +1V from 2° bit is added to the +2V from the 2' bit, the output will be +3V. Thus, 011 input will be achieved.


The internal struuture for 3 bit digital input and an analog output is as shown:



It can be solved by using Millman's theorem, by using formula

$$V = \frac{V_1/R_1 + V_2/R_2 + V_3/R_3 + \dots}{1/R_1 + 1/R_2 + 1/R_3 + \dots}$$

Let us take an example : If the digital data is 001. Lets assume that, 0 = 0V and 1 = +7V. Thus, the circuit changes to :



A/D converters are classified into two general groups based on the conversion techniques One technique involves comparing a given analog signal with the internally generated reference voltages. This group includes :

- 1. Successive approximation A/D converter
- 2. Slope type A/D converter (single slope and dual slope)
- 3. Delta modulated (DM) A/D converter
- 4. Adaptive delta modulated A/D converter

Another technique involves changing an analog signal into time or frequency and comparing these new parameters against known values. It includes :

- 1. Integrator A/D converter
- 2. Voltage to frequency A/D converter.

Q 16. Discuss the advantage of binary ladder network over a binary weighted register chain in D/A converter.

Ans. Advantages of binary ladder network over binary weighted resistor chain in D/A

- 1. Only two values of resistors are used i.e. R and 2R. So, its construction is easy.
- 2. Number of bits can be increased by adding more values of R and 2R resistors.
- 3. R-2R ladder can be fabricated monolithically.
- 4. Current flow in case of R-2R ladder network is much easier as compared to binary weighted resistor DAC.

Q 17. A certain 12 bit BCA D/A conventor has a full scale output 9.99 V. Determine the percent resolution.

Ans. Given,
$$n = 12$$
, $V_{FS} = 9.99 \text{ V}$

(i) Percentage resolution :

% resolution =
$$\frac{V_{FS}}{2^{n}-1} \times 100$$

= $\frac{9.99}{2^{12}-1} \times 100$
= $\frac{9.99}{4096-1} \times 100 = 0.244\%$

(ii) Converter's step size :

Step size =
$$\frac{V_{FS}}{2^n}$$

= $\frac{9.99}{2^{12}} = \frac{9.99}{4096}$
= 0.002439 or 2.44 × 10⁻³
Step size = 2.44 mV.

AID & DIA CO

Q 18. DAC.

input data

the ou

Thus

Digital Electronics

TU, May 2009)

2; Dec. 2007) oltage i.e. Vi. is V_{IFS} then

Dec. 2007) ange in the



May 2007) easure of age. It is

.39% of

, 2007) version time is

ersion

2005) nd its ignal tal to

005) e in A/D & D/A Convertors

analog form then the digital inputs are fed to D/A converter to get back the original analog


- 1. Binary weighted resistance D/A converter.
- 2. R-2R ladder D/A converter.

Q 13. Why we need A/D techniques?

Ans. Most of the information carrying signals such as current, charge, temperature, voltage, pressure and time are available in the analog form. However, for processing, transmission and storage purposes, it is more convenient to express such signals in the digital form. The analog to digital converter is used to convert the analog signal to its digital form which provides better accuracy and reduced noise. Hence, need of A/D converters are essential.

Q 14. Explain about D/A conversion techniques.

Ans. D/A Conversion techniques: Digital to analog conversion is the process of taking a value represented in digital code and converting it to a voltage or current which is proportional to the digital value. Symbolic representation is as shown:



It is a 3 bit D/A converter. Symbolic representation voltage output Vout is as shown in table :

The digital inputs A, B and C are derived from the output register of a digital system. The 2^3 = 8 different binary numbers represented by these 3 bits are listed in table. For each input numbers, the D/A convert output voltage is a unique value.


The conversion of digital signal to corresponding analog signal can be achieved by using different D/A conversion techniques such as :

- 1. Binary weighted resistance D/A converter
- 2. R-2R ladder D/A converter.

Q 15. Explain about A/D conversion techniques.

(PTU, May 2006)

Ans. A/D Conversion Techniques: In case of A/D conversion analog signal is converted to its equivalent digital form i.e. in binary word.



B C

0

0

0

0

6

7

Anolog Output

(PTU, Dec. 2009) Q 22. Which is the fastest ADC among available ADCs? Ans. Flash type A/D converter is the fastest ADC. Because its conversion time is very

Q 23. Find %age resolution of a 12 bit BCD input D/A converter which has full scale o/p of 29.97 V.

Ans. Given,
$$n = 12$$

 $V_{FS} = 29.97 \text{ V}$
% resolution = $\frac{V_{FS}}{2^n - 1} \times 100$ f
= $\frac{29.97}{2^{12} - 1} \times 100$

$$= \frac{29.97}{4096 - 1} \times 100 = 0.7318\%.$$

Q 24. What technique needs to be used for A/D if the input signal (analog) is (PTU, Dec. 2010) changing too fast?

Ans. Flash type A/D converter should be used.

Q 25. List the various A/D convertors. (PTU, May 2016, 2011; Dec. 2016, 2010) Ans. Various A/D converters are :

- (i) Flash-type ADC
- (ii) Single Slope ADC
- (iii) Dual-slope ADC
- (iv) Continuous Counter Type ADC
- (v) Successive Approximation Type ADC.


Q 26. Draw the circuit of a 4 bit D/A (R-2R) convertor and explain how this circuit converts digital data to analog. (PTU, May 2014; Dec. 2010)

With help of neat diagram explain working of R-2R ladder type DAC.

(PTU, Dec. 2012, 2009)

Ans. R-2R Ladder D/A Converter : It overcomes the drawbacks of resistive network in which different values of resistances are used. R-2R ladder make use of only two values of resistor i.e. R and 2R. It is as shown in fig. It uses the formula

$$V_A = \frac{V_0 2^0 + V_1 2^1 + V_2 2^2 + V_3 2^3 + \dots}{2^n}$$



A/D & D/A Convertors

Lets take as exar If digital data is 0 and logic 0 = 0V n = Number of bi Here, n = 4 (as c

$$V_A = \frac{V_0 \times 2^0 + V}{V_0 \times 2^0 + V}$$

$$V_A = \frac{16 \times 1 + 0 \times 1}{16 \times 1 + 0}$$

$$V_A = \frac{16 + 64}{16} =$$

Thus, the analo Similarly, if give

Thus, analog

Q 27. Draw th

Ans. Continu make use of D/A o

- 1. D/A conve
- 2. Comparat
- 3. Up-down
- 4. Control lin
- 5. Latches. It is as show

is used because it is free

alled dual slope because

Unit Gain

*comparator

Amplifier as a

(PTU, May 2007)

0000 (for 4 bit counter). A positive analog input voltage V_{in} is applied through electronic switch S, we get a ramp output and the counter starts counting. When the counter reaches a specified count, it will be reset again and the control logic switches to the negative reference voltage (i.e. -V_{ref}) by switch 'S'. At this instant the capacitor 'C' is charged to a -Ve voltage '-V' proportional to analog input voltage V_t. When -V_{ref} is connected, the capacitor 'C' starts discharging linearly due to constant current from -V_{ret} . The output of integrating amplifier is non a positive fixed slope ramp which starts at '-V'. May 2017 ; Dec. 2008)

As the capacitor discharges the counter starts from reset state when the output of integrator becomes zero, due to which the comparator output becomes low and it disables CLK through AND gate . Thus, the counter stops and the digital output can be obtained from latches. This completes one conversion cycle. The binary count is proportional to analog input Vin or Vi.

Q 20. Find the output voltage from a 5-bit ladder that has a digital input of 11010. (PTU, Dec. 2007) Assume that 0 = 0V and 1 = +10V.

Ans. For 5 bit ladder having input of 11010 the output voltage is given by :

$$V_{out} = 10 \left[1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4} + 0 \times 2^{-5} \right]$$

$$= 10 \left[\frac{1}{2} + \frac{1}{4} + 0 + \frac{1}{16} + 0 \right]$$

$$= 10 (0.8125)$$

$$V_{out} = 8.125 \text{ V}.$$

- Q 21. For a 4 input resistive divider, find
- (i) The full scale output voltage. (ii) The input voltage change due to LSB.
- (iii) The analog output voltage for a digital input of 1011.

Assume 0 = 0V, and 1 = +10V.

Ans. (i) The full scale input voltage :

 $V_{FS} = 10 [1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4}]$ = 9.375 V

(ii) The input voltage change due to LSB: $V_0 = V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4}]$

For LSB calculation, LSB should be high only

thus, 0001 will be the digital input

 $V_0 = 10[0+0+0+1\times2^{-4}]$ = 0.625 V

(iii) The output voltage for digital input 1011 :

(iii) The output voltage for digital
$$N_{per} = V_{per} \left[d.2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} \right]$$

Let $K = 1$

Let
$$K = 1$$

 $V_0 = 10 [1 \times 2^{-1} + 0 + 1 \times 2^{-3} + 1 \times 2^{-4}]$
 $V_0 = 6.875 \text{ V}.$

learly shown in fig.

Clock

onstant we get an s well as variable

According to Millman's theorem :

$$V_A = \frac{V_0/R_0 + V_1/(R_0/2) + V_2/(R_0/4)}{1/R_0 + 1/(R_0/2) + 1/(R_0/4)}$$

Or
$$V_A = \frac{7/R_0 + 0 + 0}{\frac{1}{R_0} + \frac{2}{R_0} + \frac{4}{R_0}} = \frac{7/R_0}{7/R_0} = +1V$$


(001)₂ = +1V is analog.

Q 19. Explain the working of dual slope A/D converter.

(PTU, May 2017 ; Dec. 2008)

Ans. Dual Slope A/D Converter: Dual slope A/D converter is used because it is free from the noise which is not overcome by single slop A/D converter.

It uses op-amp as integrator amplifier for ramp generation. It is called dual slope because if uses a fixed slope as well as variables slope ramp. It is shown in fig.



The integrating op-amp uses a capacitor in the feedback path as clearly shown in fig. output voltage of integrating op-amp is given by :

$$V_{\text{out}} = -\frac{1}{C} \int i dt = -\frac{1}{RC} \int V_{\text{in}} dt$$
put voltage in inter-

Thus, the output voltage in integral of analog input voltage. If V_{in} is constant we get an output $-V_{in}$ $\frac{t}{RC}$. Which is a fixed ramp, if V_{in} is varying we get a ramp fixed as well as variable A/D&D/A

Let 0000 (for switch S. specified voltage (i '-V' propr dischargin non a pos

As integrator CLK throu latches. T input Vin o

Q 20 Assume t

Ans


Q 21 (i) T (ii) · (iii) Assi Ans.

(ii) ·


For thus.

(iii)

Let



LORDS Digital Electronics The analog input which is to be viewed as digital is given to the comparator i.e. op-amp at its non-inverting input. The output of D/A converter is the reference voltage V, which is to be compared with the analog input V_i at comparator. If the reference voltage V_r is less than the analog input V_i i.e. $V_r < V_s$, the output of comparator goes High i.e. '1' and due to which the counter is in up mode via control logic. Thus, the counter gives the binary counts and an analog reference output is obtained from the D/A converter which is then compared with the analog voltage V_i. Whenever, the V_r i.e. reference voltage becomes equal to V_i i.e. analog voltage then the output of comparator goes Low i.e. '0' and the counter comes in the down mode through control logic. If the analog input is increasing then the counter starts counting up and if input is decreasing, the counter continues to count back i.e. down. It is as shown in



If the input is constant, the counter backs down on count when a comparison takes place. Due to this backing down on count, the reference voltage V_r becomes a bit less than analog output voltage V_i, the comparator output goes High and count goes to up again. So, if the input is constant, this back and forth action continuous and due to which we get such

Q 28. Explain the working of successive approximation A/D converter.

(PTU, Dec. 2015; May 2018, 2017, 2016, 2012, 2011) Ans. Successive Approximation A/D Converter: It is the most widely used A/D converter. It has more complex circuitry than the digital ramp A/D converter but it has much shorter conversion time. For n-bit A/D converter n-successive steps are required for completing

The various functional brakes of successive approximation A/D converter are : 2. D/A converter (Binary ladder may be used)

- 4. Successive approximation register (SAR)
- SAR is consists of flip-flops and level amplifiers. It is as shown in fig.

A/D & D/A Co

The co given to leve digital O/P's Initially 1. If \

Vol 2. If V

3. If V O/P

For exa Let

i.e.

Now, Now,

Now, 1

Clock is Another


Thus, V

Again, V


Again V

Again V

Now



referenc LORDS Digital Electronics 2. LORDS MODEL TEST PAPER - 2 3.1 4. 4 Instruction to Candidates: 5. F Section - A is Compulsory. 2. Attempt any Four questions from Section - B. Ano comparing 3. Select any Two questions from Section - C. 1. Ini 2. Vo SECTION - A Q 1. (a) Differentiate between synchronous and asynchronous counters. Q 16. (b) What is the function of multivibrator? egister cha (c) Define the term resolution of an A/D converter. Ans. A (d) What is a BCD code? What are its advantages and disadvantages? nverter . (e) Realize NAND gate with the help of NOR gates only. 1. Onl (f) What is full adder? 2. Nun (g) What are rth's complements? 3. R-2F (h) Name and discuss the various types of semiconductor memories. 4. Curre (i) Minimize the following boolean expression Weigh $Y = (\overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C})(\overline{A}\overline{B}C + A\overline{B}\overline{C})$ 2 17. A C rcent re: (j) Explain Moore circuits. ns. Give SECTION - B Q 2. Explain the difference in operation of a monostable and astable multivibrator. Percent Q 3. (a) Explain the difference between EPROM and EEPROM. (b) How ROM is different from RAM? % res Q 4. With help of neat diagram explain working of R-2R ladder type DAC. Q 5. (a) State and prove De-Morgan's theorems. (b) What is race around condition? How it is avoided in Master Slave Flip Flop? Q 6. (a) Design full subtractor using demultiplexer. (b) Explain about memory organisation. SECTION - C Q 7. Design a comparator circuit which compares two 2 bit numbers. It has three outputs A > B, A < B and A = B. Also show that $A < B = \overline{A > B}$. $\overline{A = B}$. Q 8. (a) Differentiate between static MOS and Dynamic MOS RAM. Draw the circuit of a static MOS RAM cell and explain its working. (b) Design mod-8 synchronous counter using T flip flops. Q 9. Write short note on : (a) MOS digital circuit technology (b) EPROM memory cell works. 000



LORDS Digital Electronics Model Test Papers What is DAC? (PTU, Dec. 2012) ans, DAC stands for digital to analog converter. The process of conversion from an tal data to analog is done by using digital to analog converter. The converters used for LO3D? gital to analog conversion are 1. Binary weighted resistor DAC. 2. R-2R ladder DAC. Q 30. Determine the resolution of the output from a DAC that has a 12-bit input. (PTU, May 2013) LO Ans. Resolution is given by Resolution = 2ⁿ **Instruction to Candidat** n = 12 $2^{12} = 4096$ 1. Section - A is Con Q 31. Write the name of various types of Digital to Analog Convertors. 3. Select any Two q (PTU, May 2014) Ans. Types of DAC are: (i) Binary weighted resistor DAC Q 1. (a) What is principle (ii) R-2R Ladder DAC. (b) What is the diff Q 32. Explain the following : (c) Solve (10101)_a (i) What is the expression relating the output and inputs of DAC ? (d) What is the me (ii) Define full scale. (e) List the various (iii) Define percentage resolution (f) Differentiate be (iv) Accuracy perc (PTU, Dec. 2015) (g) What does the Ans. (i) Setling time An: (h) What is the 2' (ii) Full scale value is given by (i) What is shift r (j) What is a flip-(i) F FSV = V_{ref} Where, V_{ref} = reference voltage n = No. of bits of convertor used. Q 2. (a) Define the te (iii) Percentage Resolution: It is the reciprocal of number of discrete steps in D/A (b) What is mult outputs and is given by -Q 3. Explain the work Q 4. (a) Explain FPG $%R = \frac{1}{2^{N}-1} \times 100 \text{ or } \frac{V_{ref}}{2^{n}}$ (b) Draw a logic Q 5. What are multiv (iv) Accuracy: It is the measure of difference between actual output and expected diagram. output. It is given as a percentage of the maximum output voltage. Q 6. (a) Explain the Q 33. Draw the circuit of R-2R laddder D/A converter and explain its operation. (b) Design a m Also determine the resolution of the output from a DAC that has a 12-bit input. (PTU, Dec. 2016) Ans. Circuit of R-2R laddder D/A converter: Refer to Q.No. 26 Q 7. Explain the diffi Resolution of the output from a DAC that has a 12-bit input : Q 8. Solve following Resolution is given by : implement resu Resolution = 2ⁿ /F(v, w, x, y, z) Q 9. (a) Explain th n = 12 $2^{12} = 4096$ (b) Design a 000